51761-10008003CALF datasheet, PDF

51761-10008003CALF: DescriptionBoard Connector, 83 Contact(s), 4 Row(s), Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle, LEAD FREE; CategoryThe connector The connector; File Size254KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51761-10008003CALF Overview

Board Connector, 83 Contact(s), 4 Row(s), Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	TERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
Board mount options	HOLE .086-.098
body width	0.47 inch
subject depth	0.865 inch
body length	3.4 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL (50)
Contact completed and terminated	TIN (78) OVER NICKEL (50)
Contact point gender	FEMALE
Contact material	COPPER ALLOY
Contact resistance	20 mΩ
Contact style	HYBRID
DIN compliance	NO
Dielectric withstand voltage	2500VDC V
Durability	200 Cycles
Filter function	NO
IEC compliance	NO
maximum insertion force	.973 N
Insulation resistance	500000000 Ω
insulator material	GLASS FILLED THERMOPLASTIC
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	51761
Mixed contacts	YES
Installation option 1	GUIDE PIN
Installation option 2	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
Number of rows loaded	4
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
Options	GENERAL PURPOSE
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.154 inch
Terminal pitch	2.54 mm
Termination type	PRESS FIT
Total number of contacts	83
UL Flammability Code	94V-0
Evacuation force-minimum value	.17792 N

PDM: Rev:P

STATUS:

Released

Printed: Mar 22, 2011

FPGA Gigabit Ethernet UDP protocol Verilog code: I am a newbie, and I am working on UDP data transmission of Gigabit Ethernet 88E1111 on Xliinx FPGA. I wrote a program and tried it for two weeks without any result. The PC still cannot receive data. ...; ls1065271400 FPGA/CPLD

TI Energy Harvesting: A Truly Efficient Nanoscale Power Solution: [font=verdana][size=4][color=#000000]As more and more household products begin to move from microwatts to milliwatts of power consumption, Niranjan will show you in this video the industry's most effi...; qwqwqw2088 Analogue and Mixed Signal

Ask and discuss WinCE related entry issues again: 1. Summary of Abbreviations OEM: Original Equipment Manufacturer, OAL: OEM Abstraction Layer Boot Loader: A piece of code executed on the hardware development board BIOS: Basic Input Output System, wh...; kimheeseon Embedded System

Antenna John Krauss Afterschool Answers: 'Share the information, take it if you need it...; 特务Ann RF/Wirelessly

Please help! ! ! One dialog box saves two sets of data: In EVC, I click a button to enter dialog box A. There are some EDIT controls in dialog box A for storing data, as well as a Save button and a Return button. Clicking the Save button saves the EDIT con...; eestudent Embedded System

Learn Verilog-HDL UART serial communication module design and simulation: ...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components