54242-809282200LF datasheet, PDF

Datasheet> All Categories > The connector> The connector> 54242-809282200LF

54242-809282200LF: DescriptionBoard Stacking Connector, 28 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle, ROHS COMPLIANT; CategoryThe connector The connector; File Size108KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54242-809282200LF Overview

Board Stacking Connector, 28 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle, ROHS COMPLIANT

54242-809282200LF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	ROHS COMPLIANT
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.169 inch
subject depth	0.866 inch
body length	2.8 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (15) OVER NICKEL (50)/GOLD FLASH OVER PALLADIUM NICKEL (15)
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	54242
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.461 mm
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT
Total number of contacts	28
UL Flammability Code	94V-0

Preview

Download Datasheet

View All

PDM: Rev:G

STATUS:

Released

Printed: Jun 13, 2008

Recommended Resources

Use HS101 and 201 to make a four-channel radio remote control switch

Circuit diagram of a regulated power supply that outputs dual positive and negative voltages of 12V

Typical application circuit

An air conditioner mainboard circuit

Illumination automatic control circuit

Computer motherboard circuit diagram 820 2_21

How to design a delay device using VHDL: The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? Thank you!...; eeleader-mcu FPGA/CPLD

Embedded: I heard that embedded systems are very popular recently... But I still don't know what embedded systems are for? It seems that there are ARM and Linux directions, etc. If I want to get involved in thi...; lindandaixu ARM Technology

MOJO V3 ISE Engineering: ISE newly built MOJO V3 projectStep 1: Launch ISEStep 2: Create a new projectStep 3: Create a new fileStep 4: SynthesisStep 5: Set the pins and save them casually, and then modify the UCF fileAfter ed...; xutong FPGA/CPLD

Beaglebone peripheral circuit design driver code modification: Modified according to TI Android ICS 4.0.3 DevKitV3.0.1 AM335x EMV-SK Sources. [b]1 Modify to support the user indicator light on beaglebone:[/b] Modified source code location: [color=#000][font=Helve...; 523335234 DSP and ARM Processors

Let's take a look at the operation panel of the old inverter: As shown in the figure below, the main control chip in this operation board is STC89LE52, and the communication with the device is in the form of a serial port. In order to ensure the reliability of c...; wugx 51mcu

Tips for Improving Timing and FPGA Resource Utilization: 1. If a signal is generated by multiple signals through complex combinational logic and timing logic, then the combinational logic should be evenly distributed in front of each reg variable. It should...; eeleader FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components