EEWORLDEEWORLDEEWORLD

Part Number

Search

FCN-707J014-AU/0-HN

Description
Board Connector, 14 Contact(s), 2 Row(s), Female, 0.1 inch Pitch, IDC Terminal, Plug
CategoryThe connector    The connector   
File Size193KB,3 Pages
ManufacturerFUJITSU
Websitehttp://edevice.fujitsu.com/fmd/en/index.html
Download Datasheet Parametric View All

FCN-707J014-AU/0-HN Overview

Board Connector, 14 Contact(s), 2 Row(s), Female, 0.1 inch Pitch, IDC Terminal, Plug

FCN-707J014-AU/0-HN Parametric

Parameter NameAttribute value
MakerFUJITSU
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresSTRAIN RELIEF
body width0.236 inch
subject depth0.72 inch
body length0.88 inch
Body/casing typePLUG
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact point genderFEMALE
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact resistance20 mΩ
Contact styleSQ PIN-SKT
Dielectric withstand voltage500VAC V
Durability500 Cycles
Insulation resistance1000000000 Ω
insulator materialPOLYESTER
Manufacturer's serial numberFCN-707J
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation typeCABLE
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Plating thickness3u inch
Rated current (signal)1 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Termination typeIDC
Total number of contacts14
Maximum wire diameter28 AWG
Minimum wire diameter30 AWG
MSP430 ADC acquisition filter
Placeholder 1 /* Weighted average filter */2static unsigned char coe[13] = {1,2,3,4,5,6,7,8,9,10,11,12,13};3static unsigned int coeSum= 1+2+3+4+5+6+7+8+9+10+11+12+13;4unsigned long temp = 0;56for (i =...
fish001 Microcontroller MCU
Testbench
//testbench for vgasdram `timescale 1ns/1ns module tb_m4kram; reg clk; //system clock, 50MHz reg rst_n; //reset signal, low level valid reg wren; //RAM write enable signal, high means write reg[11:0] ...
火箭_1991 FPGA/CPLD
Zigbee wireless transparent transmission has achieved one-to-one, point-to-multipoint? ? ? Please guide me
~~Waiting online~~ Please give me some advice!!!...
anday RF/Wirelessly
Basic requirements for wiring in high-speed PCB design
Conventional PCB routing in high-speed PCB design has the following basic requirements: (1) The rectangular pad lead of QFP, SOP and other packages should be led out from the center of the PIN (genera...
高速PCB设计 Integrated technical exchanges
Share the revised FPGA development board design, welcome everyone to criticize
The full text continues from the last time. Three months after I helped the teacher draw an experimental board, the test has passed and the effect is pretty good, but the board lacks a human-machine i...
fsyicheng FPGA/CPLD
Why is the Chinese text in my controlSUITE garbled? How to solve it?
As shown in the picture....
qinkaiabc Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1875  2485  2612  1718  1314  38  51  53  35  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号