• Distributes one clock input to one bank of five and one bankd
of four outputs
• Separate output enable for each output bank
• Output Skew < 250ps
• Low jitter <200 ps cycle-to-cycle
• IDT2309-1 for Standard Drive
• IDT2309-1H for High Drive
• No external RC network required
• Operates at 3.3V V
DD
• Available in SOIC and TSSOP packages
The IDT2309 is a high-speed phase-lock loop (PLL) clock buffer,
designed to address high-speed clock distribution applications. The zero
delay is achieved by aligning the phase between the incoming clock and
the output clock, operable within the range of 10 to 133MHz.
The IDT2309 is a 16-pin version of the IDT2305. The IDT2309 accepts
one reference input, and drives two banks of four low skew clocks. The
-1H version of this device operates at up to 133MHz frequency and has
higher drive than the -1 device. All parts have on-chip PLLs which lock
to an input clock on the REF pin. The PLL feedback is on-chip and is
obtained from the CLKOUT pad. In the absence of an input clock, the
IDT2309 enters power down, and the outputs are tri-stated. In this mode,
the device will draw less than 25μA.
The IDT2309 is characterized for both Industrial and Commercial
operation.
FUNCTIONAL BLOCK DIAGRAM
16
CLKOUT
1
REF
PLL
2
CLKA1
3
CLKA2
14
CLKA3
15
CLKA4
S2
S1
8
9
Control
Logic
6
CLKB1
7
CLKB2
10
CLKB3
11
CLKB4
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
c
2002 Integrated Device Technology, Inc.
NOVEMBER 2002
DSC 5175/7
IDT2309
3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
PIN CONFIGURATION
REF
CLKA1
CLKA2
V
DD
GND
CLKB1
CLKB2
S2
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CLKOUT
CLKA4
CLKA3
V
DD
GND
CLKB4
CLKB3
S1
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
V
DD
V
I (2)
V
I
I
IK
(V
I
< 0)
I
O
(V
O
= 0 to V
DD
)
V
DD
or GND
T
A
= 55°C
(in still air)
(3)
T
STG
Operating
Temperature
Operating
Storage Temperature Range
Commercial Temperature
Range
Industrial Temperature
Range
-40 to +85
°C
–65 to +150
0 to +70
°C
°C
Rating
Supply Voltage Range
Input Voltage Range (REF)
Input Voltage Range
(except REF)
Input Clamp Current
Continuous Output Current
Continuous Current
Maximum Power Dissipation
Max.
–0.5 to +4.6
–0.5 to +5.5
–0.5 to
V
DD
+0.5
–50
±50
±100
0.7
mA
mA
mA
W
Unit
V
V
V
SOIC/ TSSOP
TOP VIEW
Temperature
APPLICATIONS:
•
•
•
•
•
SDRAM
Telecom
Datacom
PC Motherboards/Workstations
Critical Path Delay Designs
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. The input and output negative-voltage ratings may be exceeded if the input and output
clamp-current ratings are observed.
3. The maximum package power dissipation is calculated using a junction temperature
of 150°C and a board trace length of 750 mils.
PIN DESCRIPTION
Pin Name
REF
(1)
CLKA1
(2)
CLKA2
V
DD
GND
CLKB1
(2)
CLKB2
(2)
S2
(3)
S1
(3)
CLKB3
(2)
CLKB4
(2)
(2)
Pin Number
1
2
3
4, 13
5, 12
6
7
8
9
10
11
14
15
16
Type
IN
Out
Out
PWR
GND
Out
Out
IN
IN
Out
Out
Out
Out
Out
Functional Description
Input reference clock, 5 Volt tolerant input
Output clock for bank A
Output clock for bank A
3.3V Supply
Ground
Output clock for bank B
Output clock for bank B
Select input Bit 2
Select input Bit 1
Output clock for bank B
Output clock for bank B
Output clock for bank A
Output clock for bank A
Output clock, internal feedback on this pin
CLKA3
(2)
CLKA4
(2)
CLKOUT
(2)
NOTES:
1. Weak pull down.
2. Weak pull down on all outputs.
3. Weak pull ups on these inputs.
2
IDT2309
3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
FUNCTION TABLE
(1)
S2
L
L
H
H
S1
L
H
L
H
CLKA
Tri-State
Driven
Driven
Driven
CLKB
Tri-State
Tri-State
Driven
Driven
CLKOUT
(2)
Driven
Driven
Driven
Driven
Output Source
PLL
PLL
REF
PLL
PLL Shut Down
N
N
Y
N
NOTES:
1. H = HIGH Voltage Level.
L = LOW Voltage Level
2. This output is driven and has an internal feedback for the PLL. The load on this ouput can be adjusted to change the skew between the REF and the output.
DC ELECTRICAL CHARACTERISTICS - COMMERCIAL
Symbol
V
IL
V
IH
I
IL
I
IH
V
OL
V
OH
I
DD_PD
I
DD
Parameter
Input LOW Voltage Level
Input HIGH Voltage Level
Input LOW Current
Input HIGH Current
Output LOW Voltage
Output HIGH Voltage
Power Down Current
Supply Current
V
IN
= 0V
V
IN
= V
DD
Standard Drive
High Drive
Standard Drive
High Drive
REF = 0MHz (S2 = S1 = H)
Unloaded Outputs at 66.66MHz, SEL inputs at V
DD
or GND
I
OL
= 8mA
I
OL
= 12mA (-1H)
I
OH
= -8mA
I
OH
= -12mA (-1H)
—
—
12
32
µA
mA
2.4
—
V
Conditions
Min.
—
2
—
—
—
Max.
0.8
—
50
100
0.4
Unit
V
V
µA
µA
V
OPERATING CONDITIONS - COMMERCIAL
Symbol
V
DD
T
A
C
L
C
IN
Supply Voltage
Operating Temperature (Ambient Temperature)
Load Capacitance < 100MHz
Load Capacitance 100MHz - 133MHz
Input Capacitance
Parameter
Min.
3
0
—
—
—
(1,2)
Max.
3.6
70
30
10
7
Unit
V
°
C
pF
pF
SWITCHING CHARACTERISTICS (2309-1) - COMMERCIAL
Symbol
t
1
Parameter
Output Frequency
Duty Cycle = t
2
÷
t
1
t
3
t
4
t
5
t
6A
t
6B
t
7
t
J
t
LOCK
Rise Time
Fall Time
Output to Output Skew
10pF Load
30pF Load
Measured at 1.4V, F
OUT
= 66.66MHz
Measured between 0.8V and 2V
Measured between 0.8V and 2V
All outputs equally loaded
Conditions
Min.
10
10
40
—
—
—
—
1
—
—
—
Typ.
—
—
50
—
—
—
0
5
0
—
—
Max.
133
100
60
2.5
2.5
250
±350
8.7
700
200
1
Unit
MHz
%
ns
ns
ps
ps
ns
ps
ps
ms
Delay, REF Rising Edge to CLKOUT Rising Edge
(2)
Measured at V
DD
/2
Delay, REF Rising Edge to CLKOUT Rising Edge
(2)
Measured at V
DD
/2 in PLL bypass mode (IDT2309 only)
Device-to-Device Skew
Cycle-to-Cycle Jitter
PLL Lock Time
Measured at V
DD
/2 on the CLKOUT pins of devices
Measured at 66.66MHz, loaded outputs
Stable power supply, valid clock presented on REF pin
NOTES:
1. REF Input has a threshold voltage of V
DD
/2.
2. All parameters specified with loaded outputs.
3
IDT2309
3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
(1,2)
SWITCHING CHARACTERISTICS (2309-1H) - COMMERCIAL
Symbol
t
1
Parameter
Output Frequency
Duty Cycle = t
2
÷
t
1
Duty Cycle = t
2
÷
t
1
t
3
t
4
t
5
t
6A
t
6B
t
7
t
8
t
J
t
LOCK
Rise Time
Fall Time
Output to Output Skew
Delay, REF Rising Edge to CLKOUT Rising Edge
Delay, REF Rising Edge to CLKOUT Rising Edge
Device-to-Device Skew
Output Slew Rate
Cycle-to-Cycle Jitter
PLL Lock Time
10pF Load
30pF Load
Measured at 1.4V, F
OUT
= 66.66MHz
Measured at 1.4V, F
OUT
<50MHz
Measured between 0.8V and 2V
Measured between 0.8V and 2V
All outputs equally loaded
Measured at V
DD
/2
Conditions
Min.
10
10
40
45
—
—
—
—
1
—
1
—
—
Typ.
—
—
50
50
—
—
—
0
5
0
—
—
—
Max.
133
100
60
55
1.5
1.5
250
±350
8.7
700
—
200
1
Unit
MHz
%
%
ns
ns
ps
ps
ns
ps
V/ns
ps
ms
Measured at V
DD
/2 in PLL bypass mode (IDT2309 only)
Measured at V
DD
/2 on the CLKOUT pins of devices
Measured between 0.8V and 2V using Test Circuit 2
Measured at 66.66MHz, loaded outputs
Stable power supply, valid clock presented on REF pin
NOTES:
1. REF Input has a threshold voltage of V
DD
/2.
2. All parameters specified with loaded outputs.
DC ELECTRICAL CHARACTERISTICS - INDUSTRIAL
Symbol
V
IL
V
IH
I
IL
I
IH
V
OL
V
OH
I
DD_PD
I
DD
Parameter
Input LOW Voltage Level
Input HIGH Voltage Level
Input LOW Current
Input HIGH Current
Output LOW Voltage
Output HIGH Voltage
Power Down Current
Supply Current
V
IN
= 0V
V
IN
= V
DD
Standard Drive
High Drive
Standard Drive
High Drive
REF = 0MHz (S2 = S1 = H)
Unloaded Outputs at 66.66MHz, SEL inputs at V
DD
or GND
I
OL
= 8mA
I
OL
= 12mA (-1H)
I
OH
= -8mA
I
OH
= -12mA (-1H)
—
—
25
35
µA
mA
2.4
—
V
Conditions
Min.
—
2
—
—
—
Max.
0.8
—
50
100
0.4
Unit
V
V
µA
µA
V
OPERATING CONDITIONS - INDUSTRIAL
Symbol
V
DD
T
A
C
L
C
IN
Supply Voltage
Operating Temperature (Ambient Temperature)
Load Capacitance < 100MHz
Load Capacitance 100MHz - 133MHz
Input Capacitance
Parameter
Min.
3
-40
—
—
—
Max.
3.6
+85
30
10
7
pF
Unit
V
°
C
pF
4
IDT2309
3.3V ZERO DELAY CLOCK BUFFER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
(1,2)
SWITCHING CHARACTERISTICS (2309-1) - INDUSTRIAL
Symbol
t
1
Parameter
Output Frequency
Duty Cycle = t
2
÷
t
1
t
3
t
4
t
5
t
6A
t
6B
t
7
t
J
t
LOCK
Rise Time
Fall Time
Output to Output Skew
Delay, REF Rising Edge to CLKOUT Rising Edge
Delay, REF Rising Edge to CLKOUT Rising Edge
Device-to-Device Skew
Cycle-to-Cycle Jitter
PLL Lock Time
10pF Load
30pF Load
Measured at 1.4V, F
OUT
= 66.66MHz
Measured between 0.8V and 2V
Measured between 0.8V and 2V
All outputs equally loaded
Measured at V
DD
/2
Conditions
Min.
10
10
40
—
—
—
—
1
—
—
—
Typ.
—
—
50
—
—
—
0
5
0
—
—
Max.
133
100
60
2.5
2.5
250
±350
8.7
700
200
1
Unit
MHz
%
ns
ns
ps
ps
ns
ps
ps
ms
Measured at V
DD
/2 in PLL bypass mode (IDT2309 only)
Measured at V
DD
/2 on the CLKOUT pins of devices
Measured at 66.66MHz, loaded outputs
Stable power supply, valid clock presented on REF pin
NOTES:
1. REF Input has a threshold voltage of V
DD
/2.
2. All parameters specified with loaded outputs.
SWITCHING CHARACTERISTICS (2309-1H) - INDUSTRIAL
Symbol
t
1
Parameter
Output Frequency
Duty Cycle = t
2
÷
t
1
Duty Cycle = t
2
÷
t
1
t
3
t
4
t
5
t
6A
t
6B
t
7
t
8
t
J
t
LOCK
Rise Time
Fall Time
Output to Output Skew
Delay, REF Rising Edge to CLKOUT Rising Edge
Delay, REF Rising Edge to CLKOUT Rising Edge
Device-to-Device Skew
Output Slew Rate
Cycle-to-Cycle Jitter
PLL Lock Time
10pF Load
30pF Load
Measured at 1.4V, F
OUT
= 66.66MHz
Measured at 1.4V, F
OUT
<50MHz
Measured between 0.8V and 2V
Measured between 0.8V and 2V
All outputs equally loaded
Measured at V
DD
/2
Conditions
(1,2)
Min.
10
10
40
45
—
—
—
—
1
—
1
—
—
Typ.
—
—
50
50
—
—
—
0
5
0
—
—
—
Max.
133
100
60
55
1.5
1.5
250
±350
8.7
700
—
200
1
Unit
MHz
%
%
ns
ns
ps
ps
ns
ps
V/ns
ps
ms
Measured at V
DD
/2 in PLL bypass mode (IDT2309 only)
Measured at V
DD
/2 on the CLKOUT pins of devices
Measured between 0.8V and 2V using Test Circuit 2
Measured at 66.66MHz, loaded outputs
Stable power supply, valid clock presented on REF pin
I was lucky enough to attend the 2011 TI M3 Day Technical Seminar (Guangzhou) today. Thank you TI for providing me with this opportunity, giving me a chance to get close to a big company and let me se...
I rebooted after burning wince's nboot. I got this error: wince nand boot v1.00 mar 22 2007 00:02:34 picture boot wince nand boot v1.00 mar 22 2007 12:25:45 dwEntry is 0x00000001 ECC ERROR: 0x00000020...
STM8S105K6PB0PB1 > GPIO outputPB2The problem I am facing now is that after AIN2 ADC is initialized, AIN2 can collect data normally, but the PB0 status cannot be read. Have I encountered another BUG......
I use ATmega32 JTAG. First of all, the circuit is correct. I have verified it many times. The chip is also new. In addition, Jtag ports 1, 3, 5, and 9 are all connected to pull-up resistors. When prog...
This article will introduce the power supply part of LCRThe figure above is the principle block diagram of the power supply part. The right side is a typical single-button switch circuit. The switch i...
Sailing is gaining more and more attention. How to use modern technology to assist training and improve competition results is particularly important. Considering the real-time data collection in t...[Details]
Introduction
Power subsystems are becoming more and more integrated into the overall system. Power systems have moved from being separate "essential dangerous devices" to being monitorable...[Details]
Continuity test
A variety of devices need to be checked for continuity, including cable assemblies, printed circuit boards, and connectors to ensure that these components have the expected contin...[Details]
1. Disadvantages of choosing too high a voltage level
Choosing too high a voltage level will result in too high an investment and a long payback period. As the voltage level increases, the...[Details]
Abstract: With the development and construction of BeiDou II system, China will shift from the situation dominated by GPS to the situation dominated by BeiDou II global navigation system independen...[Details]
Based on the actual situation, a remote intelligent anti-theft alarm device for home use, connected to the telephone line, simple to operate, and stable and reliable in operation is designed. When ...[Details]
1. Electromagnetic compatibility design
Electromagnetic compatibility refers to the ability of electronic equipment to work in a coordinated and effective manner in various electromagnetic env...[Details]
Modern communication equipment, portable electronic products, laptops, electric vehicles, small satellites, etc. generally use batteries as power sources and are widely used. However, the batteries...[Details]
This paper first proposed an elevator controller algorithm based on a finite state machine, and then designed a three-story elevator controller based on the algorithm. The correctness of the elevat...[Details]
Introduction
The LED market has seen tremendous growth over the past few years. Advances in thermal dissipation, packaging, and processing have resulted in higher brightness, higher efficien...[Details]
In the industrial production process, flow measurement is a widely used measurement physical quantity. In special cases, such as vertical oil wells, when it is not easy to install probes outside the p...[Details]
With the development of my country's economy, environmental pollution caused by energy consumption is becoming more and more serious. Sulfur dioxide and nitrogen oxides emitted from coal-fired flue...[Details]
Conventional crystalline silicon solar cells are made on high-quality silicon wafers with a thickness of 350-450μm, which are sawn from pulled or cast silicon ingots. Therefore, more silicon materi...[Details]
1 Introduction
At present, with the growing calls for environmental protection and energy conservation, new types of transportation that are pollution-free and have diversified energy configur...[Details]
“Productivity determines production relations, and the development of productivity determines the change of production relations”, yes, society is always full of changes, and advanced science and t...[Details]