EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050GATHA27.000/23.7285

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerDiodes
Websitehttp://www.diodes.com/
Download Datasheet Parametric View All

PT7V4050GATHA27.000/23.7285 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050GATHA27.000/23.7285 Parametric

Parameter NameAttribute value
package instructionSON,
Reach Compliance Codecompli
Analog Integrated Circuits - Other TypesPHASE DETECTOR
JESD-30 codeR-PDSO-N16
length20.32 mm
Number of functions1
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Maximum seat height4.15 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch2.54 mm
Terminal locationDUAL
width10.16 mm
Base Number Matches1
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
Surface inspection of coordinate measuring machine based on 3D digital model
Surface inspection of coordinate measuring machine based on 3D digital model...
feifei Test/Measurement
ST MEMS IoT Wearable Device Kit Sensor Tile (Part 2) Detailed Introduction
The SensorTile development kit (STEVAL-STLKT01V1) is a highly integrated development platform with extensive functions launched by ST under the tide of the Internet of Things (IoT), designed to improv...
dql2016 MEMS sensors
[Chipcoin exchange] The most detailed component list of AVR microcontroller learning board and programmer
1. Components list of USB type 51/AVR microcontroller programmer2. AVR ATmega16 MCU Learning Board Components List[[i]This post was last edited by tiankai001 on 2010-8-8 15:35[/i]]...
tiankai001 Microchip MCU
Micro-Cap 9.0C Cracked Version
Due to the file extension limit for forum uploads, the (7zip) compressed file has to add an extension (.zip) at the end. Remove the .zip extension after downloading. The renamed files are Micro-Cap 9c...
huayuliang Download Centre
Looking for a usable serial communication program
I have been struggling with this for several days but just can't figure it out. If anyone has a good serial port program, please give me one. Thank you....
lan54160 FPGA/CPLD
Is the quick macro definition of msp430 written by yourself or is it included in the header file?
In the book, for example, the explanation of the basic timer, the interrupt frequency selection has macro definitions such as BT_ADLY_0_064. Do I need to write program definitions for these macro defi...
夜深月微凉 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1872  15  2750  2711  1028  38  1  56  55  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号