EEWORLDEEWORLDEEWORLD

Part Number

Search

C390E

Description
Silicon Controlled Rectifier, 450000mA I(T), 500V V(DRM)
CategoryAnalog mixed-signal IC    Trigger device   
File Size277KB,4 Pages
ManufacturerAdvanced Semiconductor, Inc.
Download Datasheet Parametric View All

C390E Overview

Silicon Controlled Rectifier, 450000mA I(T), 500V V(DRM)

C390E Parametric

Parameter NameAttribute value
MakerAdvanced Semiconductor, Inc.
package instruction,
Reach Compliance Codeunknown
Nominal circuit commutation break time125 µs
Critical rise rate of minimum off-state voltage200 V/us
Maximum DC gate trigger current150 mA
Maximum DC gate trigger voltage5 V
Maximum leakage current45 mA
On-state non-repetitive peak current8000 A
Maximum on-state voltage2.4 V
Maximum on-state current450000 A
Maximum operating temperature125 °C
Minimum operating temperature-45 °C
Off-state repetitive peak voltage500 V
surface mountNO
Trigger device typeSCR
This Material Copyrighted By Its Respective Manufacturer
Differences between different versions of TI's ZigBee protocol stack
TI ZigBee protocol stack Z-Stack has evolved from the initial Z-Stack 0.1 to the familiar Z-Stack 2.5.1a, and now to Z-Stack Home 1.2.1, Z-Stack Lighting 1.0.2, Z-Stack Energy 1.0.1, and Z-Stack Mesh ...
灞波儿奔 Wireless Connectivity
WinCE5.0 supports and uses CF cards, MMC cards, and SD cards as large as 64G.
I would like to ask all my colleagues in WinCE development: Is there any successful application that supports WinCE5.0 and uses CF cards, MMC or SD cards as large as 64G?...
jjnature Embedded System
6701 Compilation Problem
I wrote 6701 today, and the CMD file is as follows: -c -heap 0x1000 -stack 0x1000 MEMORY { VECS: o = 00000000h l = 00000200h BOOTRAM: o = 00000200h l = 00000200h PMEM: o = 00010000h l = 0000FC00h DMEM...
coldsun1982 DSP and ARM Processors
Universal serial port VHDL source program design
Part 1: Serial port receiving program LIBRARY IEEE;USE IEEE.STD_LOGIC_1164.ALL;USE IEEE.STD_LOGIC_ARITH.ALL;USE IEEE.STD_LOGIC_UNSIGNED.ALL; --LIBRARY ALTERA;--USE ALTERA.MAXPLUS2.ALL; LIBRARY LPM;USE...
eeleader FPGA/CPLD
I will be interviewing at Baidu next week. Please give me some advice, education, corrections, help and concern.
[i=s] This post was last edited by astwyg on 2014-5-22 21:29 [/i] I was helping a classmate pass on the news and applied for an internship in Baidu's quality department. Unexpectedly, I received a cal...
astwyg Talking
Help: FPGA and DSP communication problem
FPGA uses DSP's xintf interface to communicate with DSP. I have read a lot of information, but I am still confused. How can I make the timing of FPGA consistent with DSP? I have seen people say that d...
djky183 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1272  2456  120  2399  1545  26  50  3  49  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号