EEWORLDEEWORLDEEWORLD

Part Number

Search

IRKN162-12HNNPBF

Description
Silicon Controlled Rectifier, 251.2A I(T)RMS, 1200V V(DRM), 1200V V(RRM), 1 Element
CategoryAnalog mixed-signal IC    Trigger device   
File Size60KB,1 Pages
ManufacturerInternational Rectifier ( Infineon )
Websitehttp://www.irf.com/
Environmental Compliance
Download Datasheet Parametric View All

IRKN162-12HNNPBF Overview

Silicon Controlled Rectifier, 251.2A I(T)RMS, 1200V V(DRM), 1200V V(RRM), 1 Element

IRKN162-12HNNPBF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerInternational Rectifier ( Infineon )
package instructionFLANGE MOUNT, R-PUFM-X5
Reach Compliance Codecompliant
Shell connectionISOLATED
Nominal circuit commutation break time10 µs
ConfigurationSINGLE WITH BUILT-IN FREE-WHEELING DIODE
Critical rise rate of minimum off-state voltage400 V/us
JESD-30 codeR-PUFM-X5
Number of components1
Number of terminals5
Maximum operating temperature125 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum rms on-state current251.2 A
Off-state repetitive peak voltage1200 V
Repeated peak reverse voltage1200 V
surface mountNO
Terminal formUNSPECIFIED
Terminal locationUPPER
Maximum time at peak reflow temperature40
Trigger device typeSCR
The latest research areas of FPGA
Dear electronics enthusiasts and experts, I would like to ask you, what is the latest research field of FPGA? In what areas can new breakthroughs be made? Thank you...
ky0611 FPGA/CPLD
LPC11C14 GPIO state cannot be changed
Below is the initialization of pin PIO2_11. The original intention was to initialize the pin to output low level, but it has always been high level....
einslssac NXP MCU
Dear experts, please help me with the xilinx and altera single port RAM simulation problem
[i=s] This post was last edited by xujiangyu0619 on 2015-1-15 23:00 [/i] When simulating Xilinx and Altera single-port RAM, it is found that Xilinx RAM uses one less clock cycle than Altera when readi...
xujiangyu0619 FPGA/CPLD
A letter to college students majoring in electronics
I am a student of an ordinary college, and I will graduate in less than a month, majoring in electronic information. I have spent four years of college life in an ordinary city. At this moment, I am s...
ienglgge MCU
How to support text display in wince6 eboot?
What fonts do people usually use and how do they use them? If the screen needs to be rotated, how do you display it?...
ssky Embedded System
It's hard to survive
It's really hard to find a job, especially for my special situation. I'm a troublemaker in school, I don't have a scholarship, I'm not in the student union, and I don't have a high degree. Even if I h...
cl17726 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1686  59  1447  462  722  34  2  30  10  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号