531AB1233M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AB1233M00DG

531AB1233M00DG: DescriptionLVPECL Output Clock Oscillator, 1233MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB1233M00DG Overview

LVPECL Output Clock Oscillator, 1233MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB1233M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1233 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Dedicated servo stabilized power supply for power amplifier

Automatic speed regulating electric fan control circuit

Chopping method reverse bias circuit

Combustible gas alarm 2

Food spoilage meter circuit

M50117F/AP/BP/CP (VCR, TV and audio equipment) 120-function infrared remote control receiving circuit

Have you ever used DI's SCB-68 Quick Reference Lable E SERIES DEVICES for acquisition?: Have you used DI's SCB-68 Quick Reference Label E SERIES DEVICES acquisition? I have some questions to ask! Thank you!...; 呱呱 MCU

———Is it necessary to go for training if I want to learn FPGA?: I majored in computer science during my undergraduate studies, and I want to study FPGA in my graduate studies, but I always have no idea where to start. I don’t know whether I should go for training ...; tiangewen@fpga FPGA/CPLD

I would like to ask about the problem of making a call firewall myself. When I refuse to listen, the ringing interface always pops up for about 2 seconds and then closes automatically. How can I solve it?: Why is it that when I refuse to listen, the ringing interface always pops up for about 2 seconds and then closes automatically? How can I solve this problem? In theory, the ringing interface should no...; valengu Embedded System

psm file in Cadence: I downloaded Cadence software a few days ago, mainly to check chip packaging information. There are two main files, one is in pad format, which can be opened, and the other is in psm format, which can...; T20070610080122 PCB Design

Some questions about 51 single chip microcomputer interrupt: The procedure is as follows#includeunsigned int count=0; unsigned int count1=0; sbit P15=P1^5 ;//Buzzermain() { TMOD=0X01;//Select timer 0 mode 1 TH0=(65536-50000)/256;//Timer initial value, timing 50...; polluxzy Embedded System

16 Ways of Flowing Lights Using C Language Basics for Single Chip Microcomputers (VI): [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]tiankai001[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and...; tiankai001 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components