EEWORLDEEWORLDEEWORLD

Part Number

Search

BZX84F75TRL

Description
Zener Diode, 75V V(Z), 3%, 0.35W, Silicon, Unidirectional
CategoryDiscrete semiconductor    diode   
File Size456KB,8 Pages
ManufacturerYAGEO
Websitehttp://www.yageo.com/
Download Datasheet Parametric View All

BZX84F75TRL Overview

Zener Diode, 75V V(Z), 3%, 0.35W, Silicon, Unidirectional

BZX84F75TRL Parametric

Parameter NameAttribute value
MakerYAGEO
package instructionR-PDSO-G3
Reach Compliance Codeunknown
ECCN codeEAR99
ConfigurationSINGLE
Diode component materialsSILICON
Diode typeZENER DIODE
JESD-30 codeR-PDSO-G3
Number of components1
Number of terminals3
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
polarityUNIDIRECTIONAL
Maximum power dissipation0.35 W
Certification statusNot Qualified
Nominal reference voltage75 V
Maximum reverse current0.05 µA
surface mountYES
technologyZENER
Terminal formGULL WING
Terminal locationDUAL
Voltage temperatureCoeff-Max88.6 mV/°C
Maximum voltage tolerance3%
Working test current2 mA
Upgrading bootloader failed, check the short-circuit interfaces and study again
Continuing from the previous post, KW41Z's Best Partner - [NXP Kinetis MCU] - Electronic Engineering World Forum [url]https://bbs.eeworld.com.cn/thread-529560-1-1.html[/url] According to Freescale's u...
suoma NXP MCU
Can I add components to the vxsim simulation environment? How to configure vxworks
How to include INCLUDE_POSIX_SCHED when using POSIX functions in vxsim simulation environment? If the project (downloadable) is not selected, can the project not select component configuration? Is the...
taoym101 Real-time operating system RTOS
How to understand "everything is a file"? Answer from the perspective of the application layer and the driver layer.
Dear experts, how do you understand "everything is a file"? Please answer from the perspective of the application layer and the driver layer....
zhengjiewen Linux and Android
[Design Tools] This document introduces the FPGA operation steps for a certain function using ISE10.1
The document introduces the steps of using ISE10.1 to perform FPGA operations for a certain function, including the steps of creating a new document, synthesis, functional simulation, compilation and ...
GONGHCU FPGA/CPLD
The LPC2138 P1 port connected to the 1602 LCD simulation in Pretous cannot display! !
I am building a virtual simulation platform in Proteus. When using LM1602, the sent data cannot be displayed normally. I have successfully used the same code in the P0 port of LPC2106. Because there a...
chengchuanqing Embedded System
After the layer is locked, Blt returns DDERR_SURFACEBUSY. Who returns it?
Is there any lock when executing Blt? If yes, where is it added? There is no lock in HalBlt. When the layer is locked, the Blt operation directly returns DDERR_SURFACEBUSY without entering HalBlt oper...
friday505 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1275  2075  1800  2792  595  26  42  37  57  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号