ASVK-32.768KHZ-Z-J-L-A datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> ASVK-32.768KHZ-Z-J-L-A

ASVK-32.768KHZ-Z-J-L-A: DescriptionHCMOS/TTL Output Clock Oscillator, 0.032768MHz Nom, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN; CategoryPassive components oscillator; File Size256KB，1 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ASVK-32.768KHZ-Z-J-L-A Overview

HCMOS/TTL Output Clock Oscillator, 0.032768MHz Nom, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN

ASVK-32.768KHZ-Z-J-L-A Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
Reach Compliance Code	compliant
Other features	TAPE AND REEL
maximum descent time	250 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	ASVK
Installation features	SURFACE MOUNT
Nominal operating frequency	0.032768 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	HCMOS/TTL
Output load	10 TTL, 15 pF
physical size	7.0mm x 5.0mm x 1.8mm
longest rise time	250 ns
Maximum supply voltage	3.3 V
Minimum supply voltage	2.7 V
Nominal supply voltage	3 V
surface mount	YES
maximum symmetry	40/60 %
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

Preview

Download Datasheet

View All

CERAMIC SMD CRYSTAL OSCILLATOR

ASVK SERIES

*RoHS COMPLIANT

APPLICATIONS:

• System references

• Real time clocks

7.0 x 5.0 x 1.8mm

| | | | | | | | | | | | | | |

FEATURES:

• Industrial operating temperature range available.

• CMOS output

• Small surface mount package

• Compact and low in height

STANDARD SPECIFICATIONS:

PARAMETERS

Frequency Range

Operating Temperature

Storage Temperature

Overall Frequency Stability

Supply Voltage (Vdd)

Input Current

Symmetry

Rise and Fall Time (Tr/Tf)

Output Load

Output Type

Output Voltage

Start-up Time

Tristate Function

32.768KHz

-0° C to +70° C (see options)

-55° C to +125° C

±100 ppm max.(see options)

3.3 Vdc ± 10% (see options)

7mA max

40/60% (see options)

250nS max.

15pF or 10TTL

HCMOS

VOH = 0.9*Vdd min.

VOL = 0.1*Vdd max.

8 mS max

Logic "1" (2.0V min) or open = OSC

Logic "0" (0.8V max) = Hi Z output disabled.

MARKING:

- 32KHz

- AKZY

(32.768 Frequency)

(Z: month A to L; Y: year 0 for 2000)

FUNCTION

Tri-state or NC

GND

Output

Vcc

OUTLINE DRAWING:

OPTIONS AND PART IDENTIFICATION (Left blank if standard):

ASVK - 32.768 - Supply Voltage - Frequency Stability - Temperature - Symmetry -

PIN 1 Function - Packaging

Freq Stability options:

for ± 50 ppm max.

for ± 40 ppm max.

for ± 35 ppm max.

for ± 30 ppm max.

for ± 25 ppm max.

for ± 20 ppm max.

Supply Voltage options:

for 2.5V±5%

for 3.0V±10%

PIN 1 option:

for tri-state

Packaging option:

T for Tape and Reel

Temperature options:

for -20°C to +70°C

for -30°C to +70°C

for -30°C to +85°C

for -40°C to +85°C

Symmetry option:

for (45/55%)

Duty Cycle <10MHz

Dimensions: inch (mm)

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

rev1.1-8/05

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Recommended Resources

Tianneng TN-1 intelligent negative pulse charging circuit

Surround sound circuit composed of TDA3810

Several zero-crossing control switching circuits-a

VF linear voltage controlled oscillator circuit diagram

frequency shift keying modulator

Biogas detection alarm

FPGA Introduction: Serial Port Receiver Code Sharing: [font=新宋体]The previous article talked about serial port sending, and this article will make up for the serial port receiving. Originally, Xiaoyu Youshui wanted to do this, sending whatever the serial ...; gauson FPGA/CPLD

EEWORLD University Hall----Live Replay: TI's new generation of low-power Bluetooth microcontrollers helps you reduce application costs: Live replay: TI's new generation of low-power Bluetooth microcontrollers helps you reduce application costs : https://training.eeworld.com.cn/course/5792...; hi5 RF/Wirelessly

【TI's first low power design competition】+Clock adjustment: Today I will share the clock setting part of my program. I use the low-level driver officially provided by TI. IAR version. Everyone knows that there are two buttons on the msp430FR5969launchpad board...; 传媒学子 Microcontroller MCU

These ladies are so professional!!! Everyone come and find their faults:) :): ...; maylove Analogue and Mixed Signal

I have a question for you. When designing FPGA, if the ADC part is not used, how should the ADC power supply be handled?: [backcolor=white]When designing FPGA, if the ADC part is not used, how to deal with the ADC power supply? [/backcolor]eeworldpostqq...; 蓝猫淘气 FPGA/CPLD

I have a problem with the gpif waveform of Cypress. Please help.: As the title says, I use a Cypress chip to control a NAND flash, model number is k9f1g08u0a, the gpif waveform is as follows, now I have changed a flash, the timing is different, I have never done thi...; xiaoyanfei Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components