74LVC2G08GF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74LVC2G08GF

74LVC2G08GF: DescriptionDual 2-input AND gate; Categorylogic logic; File Size159KB，21 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74LVC2G08GF Overview

Dual 2-input AND gate

74LVC2G08GF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	SON
package instruction	1.35 X 1 MM, 0.50 MM HEIGHT, MO-252, SOT-1089, SON-8
Contacts	8
Reach Compliance Code	unknow
series	LVC/LCX/Z
JESD-30 code	R-PDSO-N8
JESD-609 code	e3
length	1.35 mm
Logic integrated circuit type	AND GATE
Humidity sensitivity level	1
Number of functions	2
Number of entries	2
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	VSON
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260
propagation delay (tpd)	11.3 ns
Certification status	Not Qualified
Maximum seat height	0.5 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.65 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	TIN
Terminal form	NO LEAD
Terminal pitch	0.35 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	1 mm

Preview

Download Datasheet

View All

74LVC2G08

Dual 2-input AND gate

Rev. 9 — 20 October 2010

Product data sheet

1. General description

The 74LVC2G08 provides a 2-input AND gate function.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the

74LVC2G08 as a translator in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I

OFF

. The I

OFF

circuitry disables the output, preventing a damaging backflow current through the device

when it is powered down.

2. Features and benefits

Wide supply voltage range from 1.65 V to 5.5 V

5 V tolerant outputs for interfacing with 5 V logic

High noise immunity

±24

mA output drive (V

= 3.0 V)

CMOS low power consumption

Complies with JEDEC standard:

JESD8-7 (1.65 V to 1.95 V)

JESD8-5 (2.3 V to 2.7 V)

JESD8-B/JESD36 (2.7 V to 3.6 V)

Latch-up performance exceeds 250 mA

Direct interface with TTL levels

Inputs accept voltages up to 5 V

ESD protection:

HBM JESD22-A114F exceeds 2000 V

MM JESD22-A115-A exceeds 200 V

Multiple package options

Specified from

−40 °C

to +85

°C

and

−40 °C

to +125

°C

74LVC2G08GF Related Products

	74LVC2G08GF	74LVC2G08GS	74LVC2G08_10	74LVC2G08GN
Description	Dual 2-input AND gate	Dual 2-input AND gate	Dual 2-input AND gate	Dual 2-input AND gate
Is it Rohs certified?	conform to	conform to	-	conform to
Maker	NXP	NXP	-	NXP
Parts packaging code	SON	SON	-	SON
package instruction	1.35 X 1 MM, 0.50 MM HEIGHT, MO-252, SOT-1089, SON-8	1.35 X 1 MM, 0.35 MM HEIGHT, SOT-1203, SON-8	-	1.20 X 1 MM, 0.35 MM HEIGHT, SOT-1116, SON-8
Contacts	8	8	-	8
Reach Compliance Code	unknow	unknow	-	unknow
series	LVC/LCX/Z	LVC/LCX/Z	-	LVC/LCX/Z
JESD-30 code	R-PDSO-N8	R-PDSO-N8	-	R-PDSO-N8
JESD-609 code	e3	e3	-	e3
length	1.35 mm	1.35 mm	-	1.2 mm
Logic integrated circuit type	AND GATE	AND GATE	-	AND GATE
Humidity sensitivity level	1	1	-	1
Number of functions	2	2	-	2
Number of entries	2	2	-	2
Number of terminals	8	8	-	8
Maximum operating temperature	125 °C	125 °C	-	125 °C
Minimum operating temperature	-40 °C	-40 °C	-	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY
encapsulated code	VSON	VSON	-	SON
Package shape	RECTANGULAR	RECTANGULAR	-	RECTANGULAR
Package form	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE	-	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260	260	-	260
propagation delay (tpd)	11.3 ns	11.3 ns	-	11.3 ns
Certification status	Not Qualified	Not Qualified	-	Not Qualified
Maximum seat height	0.5 mm	0.35 mm	-	0.35 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	-	5.5 V
Minimum supply voltage (Vsup)	1.65 V	1.65 V	-	1.65 V
Nominal supply voltage (Vsup)	1.8 V	1.8 V	-	1.8 V
surface mount	YES	YES	-	YES
technology	CMOS	CMOS	-	CMOS
Temperature level	AUTOMOTIVE	AUTOMOTIVE	-	AUTOMOTIVE
Terminal surface	TIN	TIN	-	TIN
Terminal form	NO LEAD	NO LEAD	-	NO LEAD
Terminal pitch	0.35 mm	0.35 mm	-	0.3 mm
Terminal location	DUAL	DUAL	-	DUAL
Maximum time at peak reflow temperature	30	30	-	30
width	1 mm	1 mm	-	1 mm

Recommended Resources

Photoelectric control switch circuit

How Source Grounded Amplifiers Work

DC relay delayed release circuit one c

Nickel cadmium battery charge controller ATC105 circuit 01

Refrigerator power-off protector power-saving device circuit

Low-cost CFL electronic ballast circuit using IGBT as switch

Using Kangaroo Core as Remote Control Car Wireless Chip NRF24L01: During the summer vacation, I found that the city was holding a children's robot competition - waste material robots, so I signed up for my two little friends. The competition rules allow the use of w...; zike413032825 Robotics Development

How to choose between LDO and DC/DC sometimes?: [i=s]This post was last edited by qwqwqw2088 on 2018-12-7 08:19[/i] [size=4] Small and long-life automatic portable electronic devices are the future development direction. Most portable electronic de...; qwqwqw2088 Analogue and Mixed Signal

$89 FPGA development board trial storm hits: $89 FPGA development board trial storm hits...; phdwong FPGA/CPLD

(Repost) Use of the National Standard Font Library: National standard font display http://hi.baidu.com/liangsir168/blog/item/0592c515ad722112c93d6d1a.htmlDot matrix fonts in UCDOS: HZK12, HZK16, HZK24, ASC12, ASC16How to use a large number of Chinese c...; zhouning201 MCU

LED application advantages and existing problems: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] [hide] In the world's electricity usage structure, lighting electricity accounts for about 19% of the total electricity consumpt...; 探路者 Mobile and portable

There are a lot of questions recently, please don't mind.: As shown in the figure below, the reference is the typical schematic diagram of SP232E Attached is the data sheet of SP232E. I want to ask a few basic questions: 1. Is this the end of the connection? ...; 呜呼哀哉 Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components