DS1706REUA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power/power management> The power supply circuit> DS1706REUA

DS1706REUA: Description1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8, 0.118 INCH, MICRO, SOP-8; CategoryPower/power management The power supply circuit; File Size968KB，13 Pages; ManufacturerRochester Electronics; Websitehttps://www.rocelec.com/

Download Datasheet Parametric View All

DS1706REUA Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DS1706REUA	-	-	View	Buy Now

DS1706REUA Overview

1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8, 0.118 INCH, MICRO, SOP-8

DS1706REUA Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Rochester Electronics
Parts packaging code	SOIC
package instruction	TSSOP,
Contacts	8
Reach Compliance Code	unknown
Other features	PUSHBUTTON RESET OPTION
Adjustable threshold	NO
Analog Integrated Circuits - Other Types	POWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 code	S-PDSO-G8
JESD-609 code	e0
length	3 mm
Humidity sensitivity level	1
Number of channels	1
Number of functions	1
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	SQUARE
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	240
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.2 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	20
width	3 mm

Preview

Download Datasheet

View All

D ts e t

aa h e

R c e t r lc r nc

o h se Ee to is

Ma u a t r dCo o e t

n fc u e

mp n n s

R c e tr b a d d c mp n ns ae

o h se rn e

o oet r

ma ua trd u ig ete dewaes

n fcue sn i r i/ fr

p rh s d f m te oiia s p l r

uc a e r

o h r n l u pi s

o R c e tr waes rce td f m

r o h se

fr e rae r

te oiia I. Al rce t n ae

r nl P

l e rai s r

d n wi tea p o a o teOC

o e t h p rv l f h

P r aetse u igoiia fcoy

at r e td sn r n la tr

ts p o rmso R c e tr e eo e

e t rga

r o h se d v lp d

ts s lt n t g aa te p o u t

e t oui s o u rne

rd c

me t o e c e teOC d t s e t

es r x e d h

M aa h e.

Qu l yOv riw

e ve

• IO- 0 1

S 90

•A 92 cr ct n

S 1 0 et ai

• Qu l e Ma ua trr Ls (

ai d

n fcues it QML MI- R -

) LP F

385

•C a sQ Mitr

lay

•C a sVS a eL v l

p c ee

• Qu l e S p l r Ls o D sr uos( L )

ai d u pi s it f it b tr QS D

•R c e trsacic l u pir oD A a d

o h se i

r ia s p l t L n

me t aln u t a dD A sa d r s

es lid sr n L tn ad .

R c e tr lcrnc , L i c mmi e t

o h se Ee t is L C s o

tdo

s p ligp o u t ta s t f c so r x e t-

u pyn rd cs h t ai y u tme e p ca

t n fr u lya daee u loto eoiial

i s o q ai n r q a t h s r n l

s p l db id sr ma ua trr.

u pi

e yn ut

y n fcues

T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e

h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c

a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n

n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -

isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -

c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a

t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g

i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu

r xmu ai s

ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig

y e a e n rd c c aa tr t , e in smuai , r a l e t .

z o

0 3 ohs E cr i , L . lRg s eevd 7 1 0 3

e e oc

T l r m r, l s v iw wrcl . m

o e n oe p ae it w . e c o

o ec

DS1705/DS1706

the reset to an active state. When V

returns to an in-tolerance condition, the reset signal is kept in the

active state for a minimum of 130 ms to allow the power supply and processor to stabilize.

The second function the DS1705/DS1706 performs is pushbutton reset control. The DS1705/DS1706

debounces the pushbutton input and guarantees an active reset pulse width of 130 ms minimum.

The third function is a watchdog timer. The DS1705/DS1706 has an internal timer that forces the

WDS

output signal to the active state if the strobe input is not driven low prior to time-out.

OPERATION

Power Monitor

The DS1705/DS1706 detects out-of-tolerance power supply conditions and warns a processor-based

system of impending power failure. When V

falls below the minimum V

tolerance, a comparator

outputs the

RST

(or RST) signal.

RST

(or RST) is an excellent control signal for a microprocessor, as

processing is stopped at the last possible moment of valid V

. On power-up,

RST

(or RST) are kept

active for a minimum of 130 ms to allow the power supply and processor to stabilize.

Pushbutton Reset

The DS1705/DS1706 provides an input pin for direct connection to a pushbutton reset (see Figure 2). The

pushbutton reset input requires an active low signal. Internally, this input is debounced and timed such

that a

RST

(or RST) signal of at least 130 ms minimum will be generated. The 130 ms delay commences

as the pushbutton reset input is released from the low level. The pushbutton can be initiated by connecting

the

WDS

NMI

outputs to the

PBRST

input as shown in Figure 3.

Non-Maskable Interrupt

The DS1705/DS1706 generates a non-maskable interrupt (

NMI

) for early warning of a power failure. A

precision comparator monitors the voltage level at the IN pin relative to an on-chip reference generated

by an internal band gap. The IN pin is a high impedance input allowing for a user-defined sense point. An

external resistor voltage divider network (Figure 5) is used to interface with high voltage signals. This

sense point may be derived from a regulated supply or from a higher DC voltage level closer to the main

system power input. Since the IN trip point V

is 1.25 volts, the proper values for R1 and R2 can be

determined by the equation as shown in Figure 5. Proper operation of the DS1705/DS1706 requires that

the voltage at the IN pin be limited to V

. Therefore, the maximum allowable voltage at the supply being

monitored (V

MAX

) can also be derived as shown in Figure 5. A simple approach to solving the equation is

to select a value for R2 high enough to keep power consumption low, and solve for R1. The flexibility of

the IN input pin allows for detection of power loss at the earliest point in a power supply system,

maximizing the amount of time for system shutdown between

NMI

and

RST

(or RST).

When the supply being monitored decays to the voltage sense point, the DS1705/DS1706 pulses the

NMI

output to the active state for a minimum 200

s.

The

NMI

power-fail detection circuitry also has built-in

hysteresis of 100

V.

The supply must be below the voltage sense point for approximately 5

s

before a

low

NMI

will be generated. In this way, power supply noise is removed from the monitoring function,

preventing false interrupts. During a power-up, any detected IN pin levels below V

by the comparator

are disabled from generating an interrupt until V

rises to V

CCTP

. As a result, any potential

NMI

pulse

will not be initiated until V

reaches V

CCTP

Connecting

NMI

PBRST

would allow non-maskable interrupt to generate an automatic reset when an

out-of-tolerance condition occurred in a monitored supply. An example is shown in Figure 3.

2 of 12

Recommended Resources

5W operational amplifier circuit

Standard line circuit of temperature sensor

One plus three telephone splitter circuit

Motor security grounding circuit diagram

Automatic conversion using transistor delay circuit

Insulated gate field effect transistor "discharge" long delay circuit

How to choose a transformer?: I am making a flyback isolated power supply, with an input of 38V and an output of 12~15V@3A. I plan to use Lingte's LTC3748. What kind of transformer parameters should be selected for such a power su...; zhoutialing Power technology

[RVB2601 Creative Application Development] 1. Development Environment Construction: [i=s]This post was last edited by sgf201 on 2022-3-31 23:35[/i]It has been a while since I received the development board. After receiving it, I have set up the development environment. Here are two u...; sgf201 XuanTie RISC-V Activity Zone

How to make software simulation waveforms with a program written in VHDL: I have a program written in VHDL and now I want to make a software simulation waveform. How can I do this? Can anyone give me some advice?...; hn520520 FPGA/CPLD

Add 1 cent special effect, Duang! F7-Disco turns into long-legged Oppa~ Portable oscilloscope set~: I received the F7-Disco the day before yesterday. I have been looking around the board and documents whenever I have time these two days. With the advice of forum friends [b]STM32F103[/b], [b]abofly[/...; swisor stm32/stm8

Share another good book "Design and Application of Oscillator Circuits": I want to share this book "Design and Application of Oscillator Circuits" and the previous "[/size][/font][font=微软雅黑][size=3]OP Amplifier Circuit Design" in one post, but the attachment capacity of a ...; xiefei Analog electronics

I bought a second-hand board and posted a post: I am still very satisfied with it. I bought it second-hand, and it is cost-effective. The box is basically new, and the board is more than 90% new. The cyclone 5 soc is very handsome in red....; 2638823746 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components