DS1706SEPA+ datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power/power management> The power supply circuit> DS1706SEPA+

DS1706SEPA+: Description1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8, 0.300 INCH, ROHS COMPLIANT, PLASTIC, DIP-8; CategoryPower/power management The power supply circuit; File Size968KB，13 Pages; ManufacturerRochester Electronics; Websitehttps://www.rocelec.com/; Environmental Compliance

Download Datasheet Parametric View All

DS1706SEPA+ Overview

1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8, 0.300 INCH, ROHS COMPLIANT, PLASTIC, DIP-8

DS1706SEPA+ Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Rochester Electronics
Parts packaging code	DIP
package instruction	0.300 INCH, ROHS COMPLIANT, PLASTIC, DIP-8
Contacts	8
Reach Compliance Code	unknown
Other features	PUSHBUTTON RESET OPTION
Adjustable threshold	NO
Analog Integrated Circuits - Other Types	POWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 code	R-PDIP-T8
JESD-609 code	e3
length	9.375 mm
Humidity sensitivity level	1
Number of channels	1
Number of functions	1
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	260
Maximum seat height	4.572 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.2 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
Temperature level	INDUSTRIAL
Terminal surface	MATTE TIN
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

Preview

Download Datasheet

View All

D ts e t

aa h e

R c e t r lc r nc

o h se Ee to is

Ma u a t r dCo o e t

n fc u e

mp n n s

R c e tr b a d d c mp n ns ae

o h se rn e

o oet r

ma ua trd u ig ete dewaes

n fcue sn i r i/ fr

p rh s d f m te oiia s p l r

uc a e r

o h r n l u pi s

o R c e tr waes rce td f m

r o h se

fr e rae r

te oiia I. Al rce t n ae

r nl P

l e rai s r

d n wi tea p o a o teOC

o e t h p rv l f h

P r aetse u igoiia fcoy

at r e td sn r n la tr

ts p o rmso R c e tr e eo e

e t rga

r o h se d v lp d

ts s lt n t g aa te p o u t

e t oui s o u rne

rd c

me t o e c e teOC d t s e t

es r x e d h

M aa h e.

Qu l yOv riw

e ve

• IO- 0 1

S 90

•A 92 cr ct n

S 1 0 et ai

• Qu l e Ma ua trr Ls (

ai d

n fcues it QML MI- R -

) LP F

385

•C a sQ Mitr

lay

•C a sVS a eL v l

p c ee

• Qu l e S p l r Ls o D sr uos( L )

ai d u pi s it f it b tr QS D

•R c e trsacic l u pir oD A a d

o h se i

r ia s p l t L n

me t aln u t a dD A sa d r s

es lid sr n L tn ad .

R c e tr lcrnc , L i c mmi e t

o h se Ee t is L C s o

tdo

s p ligp o u t ta s t f c so r x e t-

u pyn rd cs h t ai y u tme e p ca

t n fr u lya daee u loto eoiial

i s o q ai n r q a t h s r n l

s p l db id sr ma ua trr.

u pi

e yn ut

y n fcues

T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e

h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c

a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n

n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -

isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -

c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a

t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g

i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu

r xmu ai s

ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig

y e a e n rd c c aa tr t , e in smuai , r a l e t .

z o

0 3 ohs E cr i , L . lRg s eevd 7 1 0 3

e e oc

T l r m r, l s v iw wrcl . m

o e n oe p ae it w . e c o

o ec

DS1705/DS1706

the reset to an active state. When V

returns to an in-tolerance condition, the reset signal is kept in the

active state for a minimum of 130 ms to allow the power supply and processor to stabilize.

The second function the DS1705/DS1706 performs is pushbutton reset control. The DS1705/DS1706

debounces the pushbutton input and guarantees an active reset pulse width of 130 ms minimum.

The third function is a watchdog timer. The DS1705/DS1706 has an internal timer that forces the

WDS

output signal to the active state if the strobe input is not driven low prior to time-out.

OPERATION

Power Monitor

The DS1705/DS1706 detects out-of-tolerance power supply conditions and warns a processor-based

system of impending power failure. When V

falls below the minimum V

tolerance, a comparator

outputs the

RST

(or RST) signal.

RST

(or RST) is an excellent control signal for a microprocessor, as

processing is stopped at the last possible moment of valid V

. On power-up,

RST

(or RST) are kept

active for a minimum of 130 ms to allow the power supply and processor to stabilize.

Pushbutton Reset

The DS1705/DS1706 provides an input pin for direct connection to a pushbutton reset (see Figure 2). The

pushbutton reset input requires an active low signal. Internally, this input is debounced and timed such

that a

RST

(or RST) signal of at least 130 ms minimum will be generated. The 130 ms delay commences

as the pushbutton reset input is released from the low level. The pushbutton can be initiated by connecting

the

WDS

NMI

outputs to the

PBRST

input as shown in Figure 3.

Non-Maskable Interrupt

The DS1705/DS1706 generates a non-maskable interrupt (

NMI

) for early warning of a power failure. A

precision comparator monitors the voltage level at the IN pin relative to an on-chip reference generated

by an internal band gap. The IN pin is a high impedance input allowing for a user-defined sense point. An

external resistor voltage divider network (Figure 5) is used to interface with high voltage signals. This

sense point may be derived from a regulated supply or from a higher DC voltage level closer to the main

system power input. Since the IN trip point V

is 1.25 volts, the proper values for R1 and R2 can be

determined by the equation as shown in Figure 5. Proper operation of the DS1705/DS1706 requires that

the voltage at the IN pin be limited to V

. Therefore, the maximum allowable voltage at the supply being

monitored (V

MAX

) can also be derived as shown in Figure 5. A simple approach to solving the equation is

to select a value for R2 high enough to keep power consumption low, and solve for R1. The flexibility of

the IN input pin allows for detection of power loss at the earliest point in a power supply system,

maximizing the amount of time for system shutdown between

NMI

and

RST

(or RST).

When the supply being monitored decays to the voltage sense point, the DS1705/DS1706 pulses the

NMI

output to the active state for a minimum 200

s.

The

NMI

power-fail detection circuitry also has built-in

hysteresis of 100

V.

The supply must be below the voltage sense point for approximately 5

s

before a

low

NMI

will be generated. In this way, power supply noise is removed from the monitoring function,

preventing false interrupts. During a power-up, any detected IN pin levels below V

by the comparator

are disabled from generating an interrupt until V

rises to V

CCTP

. As a result, any potential

NMI

pulse

will not be initiated until V

reaches V

CCTP

Connecting

NMI

PBRST

would allow non-maskable interrupt to generate an automatic reset when an

out-of-tolerance condition occurred in a monitored supply. An example is shown in Figure 3.

2 of 12

Recommended Resources

Several trigger circuits using resistor-capacitor phase shifting e

Practical ultrasonic remote control transmitter circuit

Microprocessor Controlled Triac Array Driver

Slow logic pulse listener circuit diagram

Anti-shake circuit using CMOS NOR gate circuit

M58485P (TV and audio equipment) 29-function infrared remote control receiving circuit

Linear Power Control Of GSM Amplifier Power (一): This technique of controlling PA module output power has advantages in dynamic range and accuracy compared to traditional current-sensing and voltage-sensing power-control methods.Philip SherPower-con...; fly RF/Wirelessly

The impact of learning simulation + Vos in actual use: [i=s]This post was last edited by dontium on 2015-1-23 11:39[/i] Hello everyone, after reading "Real Vos, please show your "true face"", I have a certain understanding of Vos, but I still want to know...; qiganghfut Analogue and Mixed Signal

Is there any simple way to do bit manipulation of 430?: I just came into contact with the 430 microcontroller, and I always feel that bit operations are too troublesome. If I want to set or clear a bit, I need two different header files, and the program sp...; gesonglin007 Microcontroller MCU

Honeycomb coil: At the request of netizen curelfox, this post talks about honeycomb coils.　　Honeycomb coils are rarely seen nowadays. Their appearance is roughly as shown in Figure (01).Figure (01)　　The insulated wir...; maychang Integrated technical exchanges

Ask, FPGA prompts have multiple drivers due to the non-tri-state driver: [table=98%,rgb(239, 245, 249)] [tr][td]I have customized a FIFO and a RAM in FPGA, both of which are connected to the DSP's bus XD (16 bits). The error message is as follows: Error: The pin "XD[0]" ha...; wangsunhust FPGA/CPLD

Character display acceleration issue under CE: I would like to ask: How to speed up the display of characters in the driver under WINCE? ???...; haiyaofa280 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components