without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
PRELIMINARY
09/18/03
INFORMATION,
Rev. 00A
1
IS42S81600AL, IS42S16800AL, IS42S32400AL
IS42LS81600AL, IS42LS16800AL, IS42LS32400AL
DEVICE OVERVIEW
The 128Mb Low - Power SDRAM is a high speed CMOS,
dynamic random-access memory designed to operate in
2.5V V
DD
and 1.8V V
DDQ
or 3.3VV
DD
and 3.3V V
DDQ
memory
systems containing 134,217 ,728 bits. Internally configured
as a quad-bank DRAM with a synchronous interface. (Each
33,554,432-bit bank is organized as 4,096 rows by 512
columns by 16 bits.)
The 128Mb Low - Power SDRAM includes an AUTO RE-
FRESH MODE, and a power-saving, power-down mode.
All signals are registered on the positive edge of the clock
signal, CLK. All inputs and outputs are LVTTL compatible.
Only partials of the memory array can be selected for Self-
Refresh and the refresh period during Self-Refresh is
programmable in 4 steps which drastically reduces the self
refresh current, depending on the case temperature of the
components in the system application.
The 128Mb Low - Power SDRAM has the ability to synchro-
nously burst data at a high data rate with automatic column-
address generation, the ability to interleave between inter-
ISSI
®
nal banks to hide precharge time and the capability to
randomly change column addresses on each clock cycle
during burst access.
A self-timed row precharge initiated at the end of the burst
sequence is available with the AUTO PRECHARGE func-
tion enabled. Precharge one bank while accessing one of the
other three banks will hide the precharge cycles and provide
seamless, high-speed, random-access operation.
SDRAM read and write accesses are burst oriented starting at
a selected location and continuing for a programmed num-
ber of locations in a programmed sequence. The registra-
tion of an ACTIVE command begins accesses, followed by
a READ or WRITE command. The ACTIVE command in
conjunction with address bits registered are used to select
the bank and row to be accessed (BA0, BA1 select the
bank; A0-A11 select the row). The READ or WRITE
commands in conjunction with address bits registered are
used to select the starting column location for the burst
access.
Programmable READ or WRITE burst lengths consist of 1,
2, 4 and 8 locations or full page, with a burst terminate
option.
FUNCTIONAL BLOCK DIAGRAM (ONLY FOR 2MX16X4 BANKS)
CLK
CKE
CS
RAS
CAS
WE
DQML
DQMH
COMMAND
DECODER
&
CLOCK
GENERATOR
DATA IN
BUFFER
16
16
2
MODE
REGISTER
12
REFRESH
CONTROLLER
I/O 0-15
SELF
REFRESH
CONTROLLER
A10
A11
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
BA0
BA1
12
DATA OUT
BUFFER
16
16
V
DD
/V
DDQ
V
ss
/V
ss
Q
REFRESH
COUNTER
4096
4096
4096
4096
ROW DECODER
MULTIPLEXER
MEMORY CELL
ARRAY
12
ROW
ADDRESS
LATCH
12
ROW
ADDRESS
BUFFER
BANK 0
SENSE AMP I/O GATE
COLUMN
ADDRESS LATCH
9
512
(x 16)
BANK CONTROL LOGIC
BURST COUNTER
COLUMN DECODER
COLUMN
ADDRESS BUFFER
9
2
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
PRELIMINARY
INFORMATION
Rev. 00A
09/18/03
IS42S81600AL, IS42S16800AL, IS42S32400AL
IS42LS81600AL, IS42LS16800AL, IS42LS32400AL
PIN CONFIGURATIONS
54-Pin TSOP - Type II for x8
ISSI
®
V
DD
I/O0
V
DD
Q
NC
I/O1
V
SS
Q
NC
I/O2
V
DD
Q
NC
I/O3
V
SS
Q
NC
V
DD
NC
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
I/O7
V
SS
Q
NC
I/O6
V
DD
Q
NC
I/O5
V
SS
Q
NC
I/O4
V
DD
Q
NC
V
SS
NC
DQM
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
V
SS
PIN DESCRIPTIONS
A0-A11
A0-A9
BA0, BA1
I/O0 to I/O15
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQM
V
DD
Vss
V
DDQ
Vss
Q
NC
Write Enable
x 8 Lower Byte, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
PRELIMINARY
09/18/03
INFORMATION
Rev. 00A
3
IS42S81600AL, IS42S16800AL, IS42S32400AL
IS42LS81600AL, IS42LS16800AL, IS42LS32400AL
PIN CONFIGURATIONS
54-Ball FBGA for x16
ISSI
8
9
®
1
2
3
4
5
6
7
A
Vss
B
I/O14
C
I/O12
D
I/O10
E
I/O8
F
DQMH
G
NC/A12
H
A8
J
Vss
A5
A4
A3
A2
VDD
A7
A6
A0
A1
A10
A11
A9
BA0
BA1
CLK
CKE
NC
Vss
VDD
CAS
DQML
RAS
I/O7
WE
CS
I/O9
VDDQ
VssQ
I/O6
I/O5
I/O11
VssQ
VDDQ
I/O4
I/O3
I/O13
VDDQ
VssQ
I/O2
I/O1
I/O15
VssQ
VDDQ
I/O0
VDD
PIN DESCRIPTIONS
A0-A11
A0-A8
BA0, BA1
I/O0 to I/O15
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQML
DQMH
V
DD
Vss
V
DDQ
Vss
Q
NC
Write Enable
x16 Lower Byte, Input/Output Mask
x16 Upper Byte, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
4
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
PRELIMINARY
INFORMATION
Rev. 00A
09/18/03
IS42S81600AL, IS42S16800AL, IS42S32400AL
IS42LS81600AL, IS42LS16800AL, IS42LS32400AL
PIN CONFIGURATIONS
54-Pin TSOP - Type II for x16
ISSI
®
V
DD
I/O0
V
DD
Q
I/O1
I/O2
V
SS
Q
I/O3
I/O4
V
DD
Q
I/O5
I/O6
V
SS
Q
I/O7
V
DD
DQML
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
I/O15
V
SS
Q
I/O14
I/O13
V
DD
Q
I/O12
I/O11
V
SS
Q
I/O10
I/O9
V
DD
Q
I/O8
V
SS
NC
DQMH
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
V
SS
PIN DESCRIPTIONS
A0-A11
A0-A8
BA0, BA1
I/O0 to I/O15
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
DQML
DQMH
V
DD
Vss
V
DDQ
Vss
Q
NC
Write Enable
x16 Lower Byte, Input/Output Mask
x16 Upper Byte, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
Integrated Silicon Solution, Inc. — www.issi.com —
[color=rgb(34, 34, 34)][backcolor=rgb(238, 238, 238)][font=sans-serif][size=12px][table=98%] [tr][td]Free USB to TTL blank PCB, up to 5 per person, if you really need it, you can send more. No free sh...
Recently, I found that many posts in the forum contain multiple attachments, and these attachments are divided into multiple files. When downloading, the core currency will be deducted continuously, w...
The first implementation of serial communication: half-duplex communication mode; this is suitable for applications where the lower computer needs to wait for the upper computer's reply before continu...
Good article http://61.151.252.30/download/stockreport/20051104016.pdf . As an industrial chain, the strength of IC depends on the weakest link. Therefore, industrial chain analysis is very valuable. ...
[b][size=5][color=red]Although this is an old antique, I still see some friends using and learning Protel 99. This document is good and I believe it can help beginners.[/color][/size] [/b]...
Today's computer peripherals are pursuing high speed and high versatility. In order to meet user needs, seven companies led by Intel launched the USB (Universal Serial Bus) bus protocol in 1994, wh...[Details]
Hardware designers have begun to adopt FPGA technology in high-performance DSP designs because it can provide 10-100 times faster computing than PC-based or microcontroller-based solutions. Previou...[Details]
The Portable Digital Data Acquisition System (PDDAS) uses LabVIEW Real-Time and PXI to control the wind tunnel test and record air pressure data from 128 different channels.
"The LabVIEW Real-...[Details]
As cellular phones become more advanced, the power consumption of the system during operation and the power consumption during standby are also increasing. Therefore, the power management design of...[Details]
The solidification and modularization of intelligent video analysis algorithms are the current trends in the application of intelligent video analysis technology. It perfectly combines intelligent ...[Details]
1. Introduction
With the gradual automation and modernization of industrial control systems, fieldbus control systems have received more and more attention and application. CAN bus is currentl...[Details]
5. Identifiers and keywords of C language
A complete PIC microcontroller C language program usually consists of six parts: include files (i.e. header files 1, variable definitions, variable de...[Details]
1 Introduction
The Third Steel Plant of Jigang Group is a key investment project of Jigang Group during the "15th Five-Year Plan". It has introduced first-class domestic and foreign advanced eq...[Details]
Smart lighting control systems provide high controllability for various buildings and further enhance the level of green energy. They are the core products of energy conservation and digital techn...[Details]
With the continuous consumption of earth's energy and the scarcity of resources, the harm of greenhouse effect to human beings, and the serious pollution of the atmosphere to the earth, the intern...[Details]
The traditional display screen using 51 single-chip microcomputer to control LED dot matrix has relatively simple functions. If it is to achieve diversified functions, it often takes a lot of time ...[Details]
As a simple and practical input device, buttons have been used in various microcontroller application systems and are ubiquitous. However, the buttons used in different practical occasions are also...[Details]
FPGAs are used in 81% of electronic systems, including many commercial and defense products, and most FPGAs use BGA packaging. The BGA packaging is characterized by small solder balls and small sol...[Details]
Problems such as the depletion of natural resources, air pollution, traffic congestion, and rising fossil fuel prices have forced societies and individuals to seek alternative means of transportati...[Details]
Motors, especially those with brushes, generate a lot of noise. This noise must be dealt with if the appliance is to meet the requirements of EMC standards. The means to solve EMC are nothing more ...[Details]
Buy&Sell
京公网安备 11010802033920号
EEWORLD
