TXS2B125-FREQ3 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> TXS2B125-FREQ3

TXS2B125-FREQ3: DescriptionHCMOS Output Clock Oscillator, 32MHz Min, 160MHz Max; CategoryPassive components oscillator; File Size35KB，3 Pages; ManufacturerRaltron; Websitehttp://www.raltron.com/; Environmental Compliance

Download Datasheet Parametric View All

TXS2B125-FREQ3 Overview

HCMOS Output Clock Oscillator, 32MHz Min, 160MHz Max

TXS2B125-FREQ3 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Raltron
Reach Compliance Code	compliant
Ageing	1 PPM/YEAR
maximum descent time	10 ns
Frequency Adjustment - Mechanical	YES
frequency stability	1%
Manufacturer's serial number	TX125
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	160 MHz
Minimum operating frequency	32 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	HCMOS
Output load	10 LS TTL
physical size	36.1mm x 27.2mm x 10.2mm
longest rise time	10 ns
Nominal supply voltage	5 V
surface mount	NO
maximum symmetry	60/40 %

Preview

Download Datasheet

View All

TEMPERATURE COMPENSATED CRYSTAL OSCILLATORS

SERIES

FEATURES

WIDE FREQUENCY RANGE TO 800.00 MHz

ENABLE/DISABLE AND VOLTAGE CONTROL OPTIONS

TTL, HCMOS, ACMOS, SINEWAVE, CLIPPED SINEWAVE, ECL, AND PECL

SPECIFICATIONS

FREQUENCY RANGE

1.00 TO 800.00 MHz (SEE TABLE 1)

A: ±0.5 PPM OVER 0° C TO 50° C

B: ±1.0 PPM OVER 0° C TO 70° C

C: ±1.0 PPM OVER -20° C TO 70° C

D: ±1.5 PPM OVER -30° C TO 75° C

E: ±2.0 PPM OVER -40° C TO 85° C

±1.0 PPM MAXIMUM

±1.0 PPM MAXIMUM PER YEAR

-50° C TO 90° C

SEE TABLE 1 FOR OUTPUT TYPES

SEE TABLE 1 FOR LOAD CHARACTERISTICS

±0.1 PPM MAXIMUM FOR ±10% VARIATION FROM STANDARD LOAD

+5.0 VDC ±5%

±0.2 PPM MAXIMUM FOR ±5% VARIATION FROM NOMINAL SUPPLY

SEE TABLE 1 FOR CURRENT CHARACTERISTICS

SEE TABLES 2 AND 3 FOR PIN FUNCTION AND VOLTAGE

SEE TABLE 4 FOR CHARACTERISTICS

SEE TABLE 5

TX 125 AND TV125

FREQUENCY STABILITY OVER OPERATING

TEMPERATURE

FREQUENCY STABILITY VS. CALIBRATION

FREQUENCY STABILITY VS. AGING

STORAGE TEMPERATURE RANGE

OUTPUT WAVEFORM

LOAD

FREQUENCY STABILITY VS. LOAD VARIATION

SUPPLY VOLTAGE

FREQUENCY STABILITY VS. SUPPLY VARIATION

SUPPLY CURRENT

ENABLE/DISABLE FUNCTION (TE OPTION)

VOLTAGE CONTROL FUNCTION (TV OPTION)

ENVIRONMENTAL CONDITIONS

OUTPUT WAVEFORM AND LOAD CHARACTERISTICS

TABLE 1 - OUTPUT WAVEFORM AND CHARACTERISTICS, FREQUENCY RANGE, AND MODE OF OSCILLATION

OUTPUT

WAVEFORM

CLIPPED SINEWAVE

OUTPUT

CODE

FREQUENCY RANGE

MODE OF

OSCILLATION CODE

F: FUNDAMENTAL

OUTPUT CHARACTERISTICS

LOAD: 10 K OHM // 10pF

OUTPUT LEVEL: 0.7 V P-P MINIMUM

SYMMETRY: 60/40 % TO 40/60 % TYPICAL

8.00 MHz TO 40.00 MHz

TTL

1.00 MHz TO 30.00 MHz

30.00 MHz TO 100.00 MHz

32.00 MHz TO 160.00 MHz

LOAD: HCMOS TO DRIVE 2 LS TTL NOMINAL OR 10 LS TTL MAXIMUM GATES

"1" LEVEL: +2.4 VDC MINIMUM

F: FUNDAMENTAL

"0" LEVEL: +0.1 VCC MAXIMUM

O: OVERTONE

SYMMETRY: 40/60 TO 60/40% AT 1.2 V

P: PHASE LOCKED LOOP (PLL)

RISE AND FALL TIME: 10 ns MAXIMUM

CURRENT: 20 mA MAXIMUM (F), 30 mA MAXIMUM (O), 45 mA MAXIMUM (PLL)

LOAD: 2 LS TTL/HCMOS NOMINAL OR 10 LS TTL/HCMOS MAXIMUM GATES

"1" LEVEL: +4.5 VDC MINIMUM

"0" LEVEL: +0.5 VDC MAXIMUM

F: FUNDAMENTAL

SYMMETRY: 40/60 TO 60/40% AT 50% VCC LEVEL

O: OVERTONE

P: PHASE LOCKED LOOP (PLL) RISE AND FALL TIME: 10 ns MAXIMUM

JITTER: 10 ps PEAK TO PEAK MAXIMUM

CURRENT: 20 mA MAXIMUM (F), 30 mA MAXIMUM (O), 45 mA MAXIMUM (PLL)

LOAD: 2 LS TTL/ACMOS NOMINAL OR 10 LS TTL/ACMOS MAXIMUM GATES

"1" LEVEL: +4.5 VDC MINIMUM

"0" LEVEL: +0.5 VDC MAXIMUM

F: FUNDAMENTAL

SYMMETRY: 40/60 TO 60/40% AT 50% VCC LEVEL

O: OVERTONE

P: PHASE LOCKED LOOP (PLL) RISE AND FALL TIME: 10 ns MAXIMUM

JITTER: 10 ps PEAK TO PEAK MAXIMUM

CURRENT: 20 mA MAXIMUM (F), 30 mA MAXIMUM (O), 45 mA MAXIMUM (PLL)

LOAD: 50 OHMS NOMINAL

OUTPUT LEVEL: 0 dBm MINIMUM

HARMONICS: -25 dBc MAXIMUM

SPURIOUS: -60 dBc MAXIMUM

CURRENT: 20 mA MAXIMUM

HCMOS

1.00 MHz TO 30.00 MHz

36.00 MHz TO 100.00 MHz

32.00 MHz TO 160.00 MHz

ACMOS

1.00 MHz TO 30.00 MHz

36.00 MHz TO 100.00 MHz

32.00 MHz TO 160.00 MHz

SINEWAVE

8.00 MHz TO 40.00 MHz

F: FUNDAMENTAL

ECL

100.00 MHz TO 800.00 MHz

LOAD: 50 OHMS CONNECTED TO +3.0 VDC

"1" LEVEL: +3.975 VDC MINIMUM

"0" LEVEL: +3.38 VDC MAXIMUM

P: PHASE LOCKED LOOP (PLL) SYMMETRY: 40/60 TO 60/40% AT +3.65 VDC LEVEL

RISE AND FALL TIME: 5 ns MAXIMUM

JITTER: 10 ps PEAK TO PEAK MAXIMUM

CURRENT: 130 mA MAXIMUM

LOAD: 50 OHMS CONNECTED TO +3.0 VDC

"1" LEVEL: +3.975 VDC MINIMUM

"0" LEVEL: +3.38 VDC MAXIMUM

P: PHASE LOCKED LOOP (PLL) SYMMETRY: 40/60 TO 60/40% AT +3.65 VDC LEVEL

RISE AND FALL TIME: 5 ns MAXIMUM

JITTER: 10 ps PEAK TO PEAK MAXIMUM

CURRENT: 130 mA MAXIMUM

PECL

100.00 MHz TO 800.00 MHz

Raltron Electronics Corporation 10651 NW 19th St. Miami, Florida 33172 U.S.A.

Tel: 305-593-6033 Fax: 305-594-3973 e-mail: sales@raltron.com Internet: http://www.raltron.com

Recommended Resources

High-speed photodiode signal conditioning electronic circuit diagram

Transistor time relay circuit 5a

Mining traction electric locomotive power supply remote control circuit

Circuit diagram of low-power low-frequency amplifier using binary numbers to control gain

RS422 interface circuit

Triac single-phase control circuit

In 2014, witness the downfall of these top ten manufacturers!: The rise of Qualcomm, the darling of technology, the inability of Samsung Electronics, and the continued dominance of Intel's chip hegemony. In 2014, we witnessed the growth and transformation of the ...; flower_huanghua Talking

Analyze the schematic diagram of dry cell battery charging mobile phone battery: I am a student of Communication Engineering and I am now a junior. I suddenly realized that I have learned nothing in these three years. I am determined to learn some knowledge. Now I am in the labora...; 罗达爷 Analog electronics

Ask the experts: Why do vector graphics in the plotter driver sometimes call DrvBitBlt instead of always calling DrvStrokePath?: I developed a plotter driver based on msplot, and improved all functions and interfaces, but now I have a tricky problem: when outputting vector graphics, DrvBitBlt is sometimes called instead of DrvS...; hsp789 Embedded System

Emergency protection strategy for large transformers: [font=Verdana] The basic structure of large-scale power transformers is divided into functional parts and protection parts. Among them, the protection part includes preventive protection and emergency...; 锐特0086 Power technology

AD536A Performance and Applications: AD536A Performance and Applications...; 6294316 Test/Measurement

EDA Experiment Textbook: ...; wzt FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components