SSM2163S-REEL datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> The signal circuit> SSM2163S-REEL

SSM2163S-REEL: DescriptionIC SPECIALTY ANALOG CIRCUIT, PDSO28, SOIC-28, Analog IC:Other; CategoryAnalog mixed-signal IC The signal circuit; File Size272KB，16 Pages; ManufacturerADI; Websitehttps://www.analog.com

Download Datasheet Parametric View All

SSM2163S-REEL Overview

IC SPECIALTY ANALOG CIRCUIT, PDSO28, SOIC-28, Analog IC:Other

SSM2163S-REEL Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	ADI
Parts packaging code	SOIC
package instruction	SOIC-28
Contacts	28
Reach Compliance Code	unknown
ECCN code	EAR99
Analog Integrated Circuits - Other Types	ANALOG CIRCUIT
JESD-30 code	R-PDSO-G28
JESD-609 code	e0
length	17.9 mm
Maximum negative supply voltage (Vsup)	-7 V
Negative supply voltage minimum (Vsup)	-4 V
Nominal Negative Supply Voltage (Vsup)	-5 V
Number of terminals	28
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP28,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	+-5 V
Certification status	Not Qualified
Maximum seat height	2.65 mm
Maximum supply voltage (Vsup)	7 V
Minimum supply voltage (Vsup)	4 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.5 mm

SSM2163S-REEL Preview

FEATURES

Each of 8 Inputs Can Be Assigned to Either or Both

Outputs

Voltage Inputs and Outputs – No Need For External

Amplifiers

Each Input Provides 63 dB of Attenuation in 1 dB Steps,

Plus Mute

–82 dBu Signal-to-Noise Ratio (0 dBu = 0.775 V rms)

+10 dBu of Headroom

0.007% THD+N (Unity Gain, @ 1 kHz, 0 dBu)

Power-Up/System Mute Feature

Industry-Standard 3-Wire Serial Interface

Data Out Terminal Permits Daisy Chaining of Multiple

SSM2163s

Single or Dual Supply Operation

28-Pin Plastic DIP and SOIC Package

APPLICATIONS

Multimedia System Mixing

Audio Mixing Consoles

Broadcast Equipment

Intercom/Paging Systems

Musical Instruments

IN1

DCA

Digitally Controlled

8 2 Audio Mixer

SSM2163

SIMPLIFIED BLOCK DIAGRAM

SSM2163

IN2

VOLTAGE

REFERENCE

GENERATOR

IN3

DCA

ACOM

AGND

IN4

DCA

OUTL

IN5

DCA

OUTPUT

SWITCHING

NETWORK

OUTR

IN6

DCA

SYSTEM MUTE

DATA OUT

SHIFT

AND

ADDRESS

DECODER

CLK

DATA

WRITE

DGND

IN7

DCA

GENERAL DESCRIPTION

IN8

DCA

The SSM2163 provides eight audio inputs, each of which can

be mixed under digital control to a stereo output. Each input

channel can be attenuated up to 63 dB in 1 dB intervals, plus

fully muted. Additionally, any input can be assigned to either or

both outputs. A standard 3-wire serial interface is employed,

plus a Data Out terminal to facilitate daisy chaining of multiple

mixer ICs. No external components are required for normal

operation.

Excellent audio performance is attained. The SSM2163 has a

signal-to-noise ratio of –82 dBu (0 dBu = 0.775 V rms), with

10 dBu of headroom resulting in total dynamic range of 92 dBu.

Total harmonic distortion plus noise is 0.007% at 1 kHz with all

levels set at unity gain.

DCA: DIGITALLY CONTROLLED ATTENUATOR

The SSM2163 can be operated from single (+5 V to +14 V) or

dual (± 4 V to

7 V) supplies, and is housed in 28-pin plastic

DIP and SOIC packages.

The SSM2163 is an ideal companion product to the Analog

Devices family of stereo codecs in high performance multi-

media systems requiring mixing of multiple signals.

REV. 0

Information furnished by Analog Devices is believed to be accurate and

reliable. However, no responsibility is assumed by Analog Devices for its

use, nor for any infringements of patents or other rights of third parties

which may result from its use. No license is granted by implication or

otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 617/329-4700

Fax: 617/326-8703

SSM2163–SPECIFICATIONS

5 V, A = 0 dB, V = 0 dBu = 0.775 V rms, f

(V =

ELECTRICAL SPECIFICATIONS

Parameter

AUDIO PERFORMANCE

Noise

Headroom

Total Harmonic Distortion Plus Noise

= 250 kHz, R

= 100 k ,

–40 C < T

< +85 C, unless otherwise noted. Typical specifications apply at T

= +25 C.)

Min

Typ

–82

+10

0.007

0.02

0.035

1.0

0.03

Max

Units

dBu

kΩ

1.0

AUDIO

= 1 kHz, f

CLK

Conditions

= GND, 20 kHz Bandwidth

Clip Point = 1% THD+N

2nd and 3rd Harmonics Only

= 0 dB

= –20 dB

= 0 dB, V

= +5 V, Single Supply

ANALOG INPUT

Input Impedance

VOLUME CONTROL

Step Size

Gain Error

Gain Match Error

Relative to Same Channel

0 dB Attenuation

–20 dB Attenuation

–40 dB Attenuation

Channel-to-Channel; Same Level Setting

0 dB Attenuation

–20 dB Attenuation

–40 dB

0.1

0.25

0.01

0.05

0.4

500

5000

Mute Attenuation

ANALOG OUTPUT

Output Impedance

Output Current

Minimum Resistive Load

Maximum Capacitive Drive

Offset Voltage

CONTROL SECTION

Logic Input LO

Logic Input HI

Logic Input Current

Logic Out LO

Logic Out HI

Timing Characteristics

REFERENCE (ACOM)

Output Voltage

Output Impedance

Load Regulation

POWER SUPPLIES

Supply Voltage Range

Supply Current

Power Supply Rejection Ratio

Specifications subject to change without notice.

Ω

µA

kΩ

0.8

µA

THD = 1%

Channel Muted

2.0

Logic LO or HI

OUT

= 0.2 mA

OUT

= 0.2 mA

See Timing Diagram

= +10 V (Single Supply)

–0.5 mA

≤

+0.5 mA (Single Supply)

Dual Supply

Single Supply

= +10 V (Single Supply)

Delta Gain

0.005

0.4

2.4

4.7

5.0

0.2

5.3

Ω

dB/V

+14

–2–

REV. 0

SSM2163

Timing Description

Timing

Symbol

Description

Input Clock Pulse Width

Data Setup Time

Data Hold Time

Positive CLK Edge to End of Write

Write to Clock Setup Time

End of Load Pulse to Next Write

End of Write to Start of Load

Load Pulse Width

Load Pulse Width (3-Wire Mode)

Propagation Delay from Rising

Clock to SDO Transition

= 220 kΩ, C

= 20 pF)

Min

250

Typ

Max

Units

160

NOTES

1. An idle HI (CLK-HI) or idle LO (CLK-LO) clock may be used. Data is latched on the positive

edge.

2. For SPI or microwire three-wire bus operation, tie

WRITE

and use

WRITE

pulse to drive

both pins. (This generates an automatic internal

signal.)

3. If an idle HI clock is used, t

and t

are measured from the final negative transition to the idle

state.

4. The first data byte selects an address (MSB HI), and subsequent MSB LO states set gain levels. Re-

fer to the Address/Data Decoding Truth Table.

5. Data must be sent MSB first.

CLK

DATA

WRITE

LOAD

CLK

DATA

WRITE

LOAD

SDO

Figure 1. Three-Wire Mode Timing Diagram

REV. 0

–3–

SSM2163

CLK

DATA

WRITE

CLK

DATA

WRITE

LOAD

SDO

Figure 2. Four-Wire Mode Timing Diagram

–4–

REV. 0

SSM2163

ABSOLUTE MAXIMUM RATINGS

Supply Voltage

Dual Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

8 V

Single Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +16 V

Analog Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Logic Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 mA

Operating Temperature Range . . . . . . . . . . . . –40°C to +85°C

Storage Temperature . . . . . . . . . . . . . . . . . . –65°C to +150°C

Junction Temperature (T

) . . . . . . . . . . . . . . . . . . . . . +150°C

Lead Temperature (Soldering, 60 sec) . . . . . . . . . . . . . +300°C

THERMAL CHARACTERISTICS

PIN CONFIGURATIONS

Epoxy Plastic DIP (P-Suffix)

and SOIC (S-Suffix)

DGND 1

DATA OUT 3

IN1

NC (SHIELD) 6

28 SYSTEM MUTE

27 DATA IN

26 CLK

WRITE

SSM2163

TOP VIEW 23 NC (SHIELD)

(Not to Scale)

IN3

22 V

IN2

21 NC (SHIELD)

20 V

IN4

19 NC (SHIELD)

18 V

IN6

17 AGND

16 V

IN8

15 V

OUTR

NC (SHIELD) 8

IN5

IN7

Thermal Resistance

28-Pin Plastic DIP (SSM2163P)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

28-Pin SOIC (SSM2163S)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

TRANSISTOR COUNT

48°C/W

22°C/W

68°C/W

20°C/W

ACOM 13

OUTL

Number of Transistors . . . . . . . . . . . . . . . . . . 1711 MOSFETs

447 BJTs

ESD RATINGS

883 (Human Body) Model . . . . . . . . . . . . . . . . . . . . . . 1000 V

NOTES

Stresses above those listed under “Absolute Maximum Ratings” may cause

permanent damage to the device. This is a stress rating only and functional

operation of the device at these or any other conditions above those indicated in the

operation section of this specification is not implied. Exposure to absolute maxi-

mum rating conditions for extended periods may affect device reliability.

is specified for worst-case conditions, i.e.,

is specified for device in socket

for P-DIP and device soldered in circuit board for SOIC package.

ORDERING GUIDE

Model

SSM2163P

SSM2163S

Temperature

Range

–40°C to +85°C

Package

Description

Plastic DIP

SOIC

Package

Option

N-28

R-28

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily

accumulate on the human body and test equipment and can discharge without detection.

Although the SSM2163 features proprietary ESD protection circuitry, permanent damage may

occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD

precautions are recommended to avoid performance degradation or loss of functionality.

WARNING!

ESD SENSITIVE DEVICE

REV. 0

–5–

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

DC inverting amplifier with gain determined by circuit ratio

MC145027 (universal) infrared, ultrasonic or radio frequency remote control receiving and decoding circuit-02

Voltage dividing power circuit

Toy siren circuit diagram

Dirty gas detection informer 2

Resistance-Voltage Conversion

Qorvo UWB Solution Receives Apple U1 Interoperability Certification: Qorvo today announced that it has achieved MFi certification of its Ultra Wideband solution for interoperability with the Apple U1 chip used in supported iPhone and Apple Watch models.* The Qorvo Ultr...; 石榴姐 RF/Wirelessly

When the nrf24l01 module was conducting a communication experiment, the automatic response was unsuccessful. . .: I use NRF24L01 module for communication, and configure PIPE0 for automatic response. Why is there only a very small probability of receiving the automatic response signal (almost zero) during the expe...; longfly RF/Wirelessly

Why is there no news about BYD electric taxis in Shenzhen yet?: Fortunately, there are no reports of technical accidents. According to the normal plan, the next batch of more than 100 similar taxis will also be launched in the market in the near future. However, a...; zhaogztj66 Automotive Electronics

Can't even see the taillights? LED makes car tail lighting safer: In the early 20th century, nighttime driving was extremely dangerous. Drivers were illuminated by kerosene lamps, using hand signals and shouting to tell others what maneuvers to perform, while guessi...; EEWORLD社区 TI Technology Forum

C language essential articles: Why didn’t the upload succeed last time?...; cqwjfb Programming Basics

TIM issues with STM32: Are there TIM2_CH1 and TIM5_ETR in the STM32F103ZET6 chip? Why can't I find them in the manual?...; 落日归侠 stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components