EEWORLDEEWORLDEEWORLD

Part Number

Search

SSB6CM300500

Description
20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
CategoryThe connector    terminals   
File Size113KB,2 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

SSB6CM300500 Overview

20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

SSB6CM300500 Parametric

Parameter NameAttribute value
MakerTE Connectivity
Reach Compliance Codeunknown
ECCN codeEAR99
Other features94V-2, POLYPROPYLENE
Fastening methodSCREW
Manufacturer's serial numberSSB6
Installation typeBOARD
Number of layers1
Rows1
Number of channels30
Rated current20 A
Rated voltage300 V
safety certificateUL; CSA
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Wire gauge12 AWG
[Evaluation of EVAL-M3-TS6-665PN development board] 3. Power-on test
Seeing that the EVAL-M3-TS6-665PN development board can work best with the EVAL-M3-102T control board, after receiving the EVAL-M3-TS6-665PN development board, I gritted my teeth and spent more than 6...
landeng1986 Power technology
How does uboot pass memory and other parameters to the Linux kernel?
[b]1.1.3 U-Boot[font=黑体]boot[/font]Linux[font=黑体]process[/font][/b][align=left][color=#5b6954][backcolor=rgb(244, 244, 244)][font=Simsun][size=13px] U-Boot uses a tagged list to pass parameters to Lin...
Wince.Android Embedded System
EEWORLD University Hall--Seven Bad Habits of Manual Soldering
Seven Bad Habits of Manual Soldering : https://training.eeworld.com.cn/course/2314The seven bad habits of manual soldering, an older video, quite interesting...
抛砖引玉 Embedded System
MSP430 communicates with mobile phone through headphone interface - implementation of receiving solution attachment
Regarding the data sent from iPhone to MSP430, many people mentioned the use of digital demodulation. The received analog signal is first collected by AD and converted into a digital signal. Then all ...
wstt Microcontroller MCU
Multiple PLLs for FPGAs - Experts welcome
Cyclone IV FPGA has 4 plls: pll0, pll1, pll2, pll3. Each pll has 4 inputs: clk0, clk1, clk2, clk3 1. If you have only designed one PLL in Quartus II, which one will this PLL be given to after download...
tianma123 FPGA/CPLD
ADI online seminar, full sharing of handouts
[align=left][b]Over the past few years, the handouts of ADI[/b][b] online seminars are all here. You can choose and take them if you need them: [url]https://ezchina.analog.com/community/webcast/conten...
feaeaw Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2804  328  955  177  570  57  7  20  4  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号