TMM-114-01-S-D-SM-13-P datasheet, PDF

TMM-114-01-S-D-SM-13-P: DescriptionBoard Connector, 27 Contact(s), 2 Row(s), Male, Straight, Surface Mount Terminal,; CategoryThe connector The connector; File Size148KB，1 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

TMM-114-01-S-D-SM-13-P Overview

Board Connector, 27 Contact(s), 2 Row(s), Male, Straight, Surface Mount Terminal,

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMTEC
Reach Compliance Code	compliant
Other features	POLARIZED
Connector type	BOARD CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
MIL compliance	NO
Manufacturer's serial number	TMM
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2 mm
Termination type	SURFACE MOUNT
Total number of contacts	27

Beijing listed communication group company recruits: DSP (2 algorithm drivers): DSP algorithm engineer job responsibilities: Responsible for the development and maintenance of the physical layer software of terminal products. Responsible for the verification, implementation and o...; andehr03 Talking about work

A question about sensor knowledge, urgent!!!: [i=s]This post was last edited by paulhyde on 2014-9-15 09:44[/i] How to implement an infrared temperature sensor to distinguish between people coming in and going out? Experts with ideas, please give...; roc19850 Electronics Design Contest

Ask a question about CH340T: Ask a question: Does CH340T support WIN10?...; wufeijian Integrated technical exchanges

Verilog simulation is different from the book: [code] module shunxu(q0,q1,q2,clk,clr); output q0,q1,q2; input clk,clr; reg q0,q1,q2; reg[2:0] x,y; always @(posedge clk) begin if(clr) begin y='b000;x='b001;end else begin y=x; x={x[1:0],x[2]}; end q...; 常见泽1 FPGA/CPLD

Questions about using Verilog HDL language programming in IspLever Classic: The problem is this: I want to use Verilog HDL language in IspLever Classic to program the GAL16V8D chip, but the following error appears when creating the file: Schematic/Verilog HDL design entry is ...; eeleader-mcu FPGA/CPLD

stm32F107 +83848 100M can receive data but cannot send data: 107+83848 can send and receive in forced 10M mode, can receive data but cannot send data in forced 100M mode, and is the same in adaptive mode as in 100M mode. How to solve this problem?...; L_686 stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components