EEWORLDEEWORLDEEWORLD

Part Number

Search

ASVMPC-170.0000MHZ-R-PD

Description
CMOS Output Clock Oscillator, 170MHz Nom, ROHS COMPLIANT, ULTRA MINIATURE, PLASTIC, QFN, 6 PIN
CategoryPassive components    oscillator   
File Size3MB,7 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ASVMPC-170.0000MHZ-R-PD Overview

CMOS Output Clock Oscillator, 170MHz Nom, ROHS COMPLIANT, ULTRA MINIATURE, PLASTIC, QFN, 6 PIN

ASVMPC-170.0000MHZ-R-PD Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAbracon
package instructionROHS COMPLIANT, ULTRA MINIATURE, PLASTIC, QFN, 6 PIN
Reach Compliance Codecompliant
Other featuresTUBE
maximum descent time2 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
Installation featuresSURFACE MOUNT
Nominal operating frequency170 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeCMOS
Output load15 pF
physical size7.0mm x 5.0mm x 0.85mm
longest rise time2 ns
Maximum supply voltage3.6 V
Minimum supply voltage2.25 V
surface mountYES
maximum symmetry55/45 %
PERFORMANCE PLASTIC PACKAGE ULTRA MINIATURE
PURE SILICON
TM
CLOCK OSCILLATOR
ASVMP
Moisture Sensitivity Level –
MSL
1
ASVMP
7.0 x 5.0 x 0.85mm
Pb
RoHS/RoHS II compliant
• Ultra Miniature Pure Silicon
TM
Clock Oscillator
• High Performance MEMS Technology by Discera
• Low Power Consumption for high speed communication
• Exceptional Stability Over Temp. at -40 to +85°C, ±15ppm
• Extended Automotive Grade Temp. stability at -55 to +125°C, ±25ppm
• Available in 50kG Shock Resistance Configuration upon request
• MIL-STD-883 shock and vibration compliant
• Durable QFN Plastic Compact Packaging
• Standby or Disable Tri-state function
• Low jitter (Period jitter RMS and Phase jitter RMS)
• High power supply noise reduction, -50dBc
FEATURES:
APPLICATIONS:
• Storage Area Networks
High Performance
(SATA, SAS, Fiber Channel)
3G MEMS Technology!
• Passive Optical Networks (EPON,
10G-EPON, GPON, 10G-PON)
• Ethernet (1G, 10GBASE-T,/KR/LR/SR, FCoE
• HD/SD/SDI Video & Surveillance
• PCI Express
• Display port
Low Jitter
STANDARD SPECIFICATIONS:
Common Key Electrical Specifications – CMOS, LVPECL, LVDS, and HCSL
Parameters
Minimum
2.3000*
2.3000*
2.3000*
2.3000*
2.3000*
-20
-55
-50
+2.25
Typical
Maximum
170.0000
100.0000
460.0000
460.0000
460.0000
°C
°C
ppm
V
ms
ns
ms
ns
mA
V
ppm
MHz
CMOS
CMOS
Frequency Range
LVPECL
LVDS
HCSL
Operating Temperature
S
torage Temperature
Overall Frequency Stability
Supply Voltage
(Vdd)
S
tartup Time
Enable Time
Disable Time
Disable Current
Tri-state Function (Standby/Disable)
A
ging
Units
Commercial, Industrial
temp. range
Automotive
temp range
-55
~
+125
°C
Commercial, Industrial
temp. range
Commercial, Industrial
temp range
Commercial, Industrial
temp. range
Notes
* For 2.3000MHz < F0 < 9.9999MHz, 6-8 weeks lead-time applies
Key Electrical Specifications – CMOS
Parameters
Supply
Current (I
dd
)
Output Logic Level
Rise Time
Fall Time
Duty Cycle
Integrated Phase Jitter (J
PH
)
Period Jitter RMS (J
PER
)
ABRACON IS
ISO9001:2008
CE RTIFIED
CE RTIFIED
+70
+150
+50
+3.6
5
20
5
5
20
22
0.095
"1" (VIH≥0.75*Vdd) or Open: Oscillation
"0"
(VIL<0.25*Vdd) : Hi
Z
-5.0
+5.0
See
options
See options
STD (Tri-state)
PD option (Power Down)
STD (Tri-state)
40kΩ pull-up resister
embedded
First year
PD option (Power Down)
Minimum
V
OH
V
OL
Tr
Tf
0.9*V
dd
Typical
31
1.1
1.3
0.30
0.38
1.70
3.0
Maximum
35
0.1*V
dd
2.0
2.0
55
2
2
2
45
Units
mA
V
V
ns
ns
%
ps
ps
Notes
CL=15pF, 125MHz
I=±6mA
CL=15pF
20% to 80%
200kHz
~
20MHz@125MHz
100kHz
~
20MHz@125MHz
12kHz
~
20MHz@125MHz
Visit
www.abracon.com
for Terms & Conditions of Sale
Revised: 03.03.14
30332Esperanza, Rancho
Santa Margarita,
California 92688
tel 949-546-8000
|
fax 949-546-8001
|
www.abracon.com
[Yatli AT32F421 Review] EXTI interrupt usage
Last time I used I2C to read the CH450 key code. In fact, CH450 provides an interrupt line. When a valid key is pressed, there will be a low-level pulse to notify the controller that I have the produc...
eew_Violet Domestic Chip Exchange
How to use a phase-locked loop to output differential signals
I would like to ask the experts for advice. The FPGA I use is the cyclone iii series. Now I need two differential signals , but I don't know how to use a phase-locked loop. The differential obtained b...
eeleader FPGA/CPLD
Xilinx 2009 Summer Issue is here!
Summary of this issue Cover story - Targeted Design Platforms drive rapid development of innovative technologies [list][*] Content: Xilinx is the first to introduce cutting-edge infrastructure for its...
小志 FPGA/CPLD
The source code of the microcontroller operating the 2.4-inch TFT color screen is shared with everyone! Including SD driver!
On New Year's Day, I spent 39 silver coins on Taobao and bought a 2.4-inch TFT color screen module. I used the code provided by the store owner and STC's 51 single-chip microcomputer to drive it and i...
vitadesign MCU
[GD32L233C-START Evaluation] 3. Porting FreeRTOS to GD32L233
[i=s]This post was last edited by hehung on 2022-1-18 21:45[/i]As an open source embedded real-time operating system, FreeRTOS is widely used in the embedded industry. It is also necessary to integrat...
hehung GD32 MCU
After changing the LCD, the WinCE startup BIOS picture appears abnormal
After the LCD was replaced, it was changed from the original 320*240 to 640*480. The BIOS startup picture can be displayed normally at first, but when it starts to read NANDFLASH, the lower part of th...
zzwwjj Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2501  2141  1864  437  1336  51  44  38  9  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号