TMS27C510-20JE4 datasheet, PDF

TMS27C510-20JE4: Description64KX8 UVPROM, 200ns, CDIP32, 0.600 INCH, WINDOWED, CERAMIC, DIP-32; Categorystorage storage; File Size372KB，11 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric

TMS27C510-20JE4 Overview

64KX8 UVPROM, 200ns, CDIP32, 0.600 INCH, WINDOWED, CERAMIC, DIP-32

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	WDIP, DIP32,.6
Contacts	32
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum access time	200 ns
I/O type	COMMON
JESD-30 code	R-CDIP-T32
length	41.91 mm
memory density	524288 bit
Memory IC Type	UVPROM
memory width	8
Number of functions	1
Number of terminals	32
word count	65536 words
character code	64000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	64KX8
Output characteristics	3-STATE
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	WDIP
Encapsulate equivalent code	DIP32,.6
Package shape	RECTANGULAR
Package form	IN-LINE, WINDOW
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum seat height	4.91 mm
Maximum standby current	0.00025 A
Maximum slew rate	0.03 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15.24 mm

ANT useful information sharing: Comprehensive understanding of antennas, the knowledge you don’t know! Antenna principles and RF passive device technology Simulation research on high frequency antenna protection design Several Bluet...; btty038 RF/Wirelessly

About the role of filter capacitors, decoupling capacitors, and bypass capacitors: Once you understand the functions of filter capacitors, decoupling capacitors, and bypass capacitors, your analog electronics knowledge will be elevated to a higher level. . . . . . . . . . . ....; 江汉大学南瓜 Analog electronics

EEWorld Forum Spring Festival Holiday Duty Schedule: Thank you netizens for your support for EEWorld over the past year! The EEWorld Forum will be open as usual during the Spring Festival. Netizens are welcome to celebrate the Spring Festival and share ...; okhxyyo Suggestions & Announcements

Problems with link layer primitive SYNCp in sata protocol: The link layer has this rule: if SYNCp appears after SOF but before EOF, then the frame is considered to be over, and both parties enter IDLE and wait for the next frame. Question: Under what circumst...; zombes FPGA/CPLD

Read it every day and see what happens?: [font=楷体_GB2312][size=4]1. Don't underestimate anyone. 2. You don't have that many audiences, don't be so tired. 3. Be gentle to people and things. Don't lose your temper casually, no one owes you any...; lixiaohai8211 Talking

High-performance Chinese digital speech recognition algorithm (2): 2 Recognition Algorithm Experiments show that MDSR recognition errors are concentrated in a few pairs of easily confused speech sounds [1]. Therefore, this paper adopts a two-level recognition framewo...; DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components