EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-65142D1-210Q

Description
Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP78, CERAMIC, QIP-78
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size247KB,26 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-65142D1-210Q Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP78, CERAMIC, QIP-78

BU-65142D1-210Q Parametric

Parameter NameAttribute value
MakerData Device Corporation
Parts packaging codeQFP
package instructionQIP,
Contacts78
Reach Compliance Codeunknown
Address bus width11
boundary scanNO
maximum clock frequency16 MHz
letter of agreementMIL STD 1553
Maximum data transfer rate0.125 MBps
External data bus width16
JESD-30 codeR-CQIP-P78
low power modeNO
Number of serial I/Os2
Number of terminals78
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQIP
Package shapeRECTANGULAR
Package formIN-LINE
Certification statusNot Qualified
Filter levelMIL-PRF-38534
Maximum seat height5.33 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationQUAD
total dose300k Rad(Si) V
width41.91 mm
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
BU-65142 and BUS-65142 SERIES*
MIL-STD-1553 DUAL REDUNDANT
REMOTE TERMINAL HYBRID
DESCRIPTION
The BUS-65142 Series is a com-
plete dual redundant MIL-STD-
1553 Remote Terminal Unit (RTU).
The device is based upon two DDC
custom ICs, which includes two
monolithic bi-polar low power trans-
ceivers and one CMOS protocol
containing data buffers and timing
control logic. It supports all 13 mode
codes for dual redundant operation,
any combination of which can be ille-
galized.
Parallel data transfers are accom-
plished with a DMA type handshak-
ing, compatible with most CPU
types. Data transfers to/from mem-
ory are simplified by the latched
command word and word count out-
puts.
Error detection and recovery are
enhanced by BUS-65142 Series spe-
cial features. A 14-bit built-in-test
word register stores RTU information,
and sends it to the Bus Controller in
response to the Mode Command
Transmit Bit Word. The BUS-65142
Series performs continuous on-line
wraparound self-test, and provides
four error flags to the host CPU.
Inputs are provided for host CPU con-
trol of 6 bits of the RTU Status Word.
Its
small
hermetic
package,
-55°C to +125°C operating tempera-
ture range, and complete RTU opera-
tion make the BUS-65142 ideal for
most MIL-STD-1553 applications
requiring hardware or microprocessor
subsystems.
FEATURES
Complete Integrated Remote
Terminal Including:
–Dual Low-Power Transceivers
–Complete RT Protocol
Multiple Ordering Options;
+5V (Only), +5V/-15V, and +5V/-12V
Direct Interface to Systems With
No Processor
Radiation Tolerant Version
Available
Space Qualified Version Available
High Reliability Screening Available
*
(Note:
BUS-65142 is NOT recommended for new design, use BU-61703/05 Simple System RT for new designs.
BU-65142 is NOT recommended for new design, consult factory or local representative for more information)
DATA
BUS A
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
BUFFER
DB0-DB15
BUF ENA
DTREQ
DTGRT
DTACK
DTSTR
R/W
WATCHDOG
TIMEOUT
TRANSFER
CONTROLS
DATA
BUS B
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
CURRENT
WORD
COUNTER
PROTOCOL
SEQUENCER
AND
CONTROL
LOGIC
M
U
X
A0-A4
A5-A10
DAT/CMD
ILL CMD (ME)
SS REQ
ADBC
RT FLAG
SS BUSY
SS FLAG
MESS ERR
RT FAIL
HS FAIL
RTADD ERR
NBGT
INCMD
BITEN
STATEN
GBR
COMMAND
LATCH
RT ADDRESS
+
PARITY
STATUS
REGISTER
16 MHz CLOCK
ERROR FLAGS
TIMING FLAGS
DDC CUSTOM CHIP
FIGURE 1. BUS-65142 SERIES BLOCK DIAGRAM
©
1988, 1999 Data Device Corporation
Watch the video and answer the questions to win prizes: TI analog chip selection guide, designed for simplicity
[b]Event Details>>[/b][url=https://www.eeworld.com.cn/huodong/TI-B2-20180905/index.html][color=blue][b]TI Analog Chip Selection Guide, Designed for Simplicity[/b][/color][/url] R&D is not easy, and se...
EEWORLD社区 TI Technology Forum
Brief Analysis of Smart Tires
Smart tires are tires that have computer chips installed inside or that connect computer chips to the tire body. They can automatically monitor and adjust the driving temperature and air pressure of t...
sensorexpert Automotive Electronics
I am a newbie who just started to learn FPGA. I plan to use FPGA to generate OFDM signals. I would like to ask seniors who are familiar with this research to guide me.
FPGA uses Altera's CycloneⅤ 1. I want to know if OFDM simply performs fast Fourier transform on the data to be processed and then outputs it? 2. If not, what processing needs to be done before doing f...
夏漠简 FPGA/CPLD
Packaging issues
I have a question. This is the package information in a component manual. Does it mean that the first picture is the package of the component, and the second picture is the recommended soldering packa...
chenbingjy PCB Design
PCB conductor design technology
PCB conductor design technology...
songbo PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2722  2199  1525  2213  603  55  45  31  13  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号