BU-65142D3-170Q datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-65142D3-170Q

BU-65142D3-170Q: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP78, 45.70 X 53.30 MM, 5.30 MM HEIGHT, CERAMIC, QIP-78; CategoryThe embedded processor and controller Microcontrollers and processors; File Size265KB，28 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-65142D3-170Q Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP78, 45.70 X 53.30 MM, 5.30 MM HEIGHT, CERAMIC, QIP-78

BU-65142D3-170Q Parametric

Parameter Name	Attribute value
Maker	Data Device Corporation
Parts packaging code	QFP
package instruction	45.70 X 53.30 MM, 5.30 MM HEIGHT, CERAMIC, QIP-78
Contacts	78
Reach Compliance Code	unknown
Address bus width	11
boundary scan	NO
maximum clock frequency	16 MHz
letter of agreement	MIL STD 1553B
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	R-CQIP-P78
low power mode	NO
Number of serial I/Os	2
Number of terminals	78
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QIP
Package shape	RECTANGULAR
Package form	IN-LINE
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	5.33 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	QUAD
width	41.91 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

BU-65142 series*

MIL-STD-1553 DUAL REDUNDANT

REMOTE TERMINAL HYBRID

DESCRIPTION

The BU-65142 Series is a Hi-Rel

radiation tolerent complete dual

redundant MIL-STD-1553 Remote

Terminal Unit (RTU). The device is

based upon two DDC custom ICs,

which includes two monolithic bi-

polar low power transceivers and

one RiCmos protocol containing

data buffers and timing control logic.

It supports all 13 mode codes for dual

redundant operation, any combina-

tion of which can be illegalized.

Parallel data transfers are accom-

plished with a DMA type handshak-

ing, compatible with most CPU

types. Data transfers to/from mem-

ory are simplified by the latched

command word and word count out-

puts.

Error detection and recovery are

enhanced by BU-65142 Series spe-

cial features. A 14-bit built-in-test

word register stores RTU information,

and sends it to the Bus Controller in

response to the Mode Command

Transmit Bit Word. The BU-65142

Series performs continuous on-line

wraparound self-test, and provides

four error flags to the host CPU.

Inputs are provided for host CPU con-

trol of 6 bits of the RTU Status Word.

Its integrated hermetic package,

-55°C to +125°C operating tempera-

ture range, and complete RTU opera-

tion make the BU-65142 ideal for

MIL-STD-1553 applications requiring

hardware or microprocessor subsys-

tems.

FEATURES

•

Radiation Tolerant to 300 krad

•

Complete Integrated Remote

Terminal Including:

–Dual Low-Power Transceivers

–Complete RT Protocol

•

Multiple Ordering Options;

+5V (Only), +5V/-15V, and +5V/-12V

•

Direct Interface to Systems With

No Processor

•

Space Qualified

•

High Reliability Screening

(Note:

BU-65142 is NOT recommended for new design, consult factory or local representative for more information)

DATA

BUS A

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

BUFFER

DB0-DB15

BUF ENA

DTREQ

DTGRT

DTACK

DTSTR

R/W

WATCHDOG

TIMEOUT

TRANSFER

CONTROLS

DATA

BUS B

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

CURRENT

WORD

COUNTER

PROTOCOL

SEQUENCER

AND

CONTROL

LOGIC

A0-A4

A5-A10

DAT/CMD

ILL CMD (ME)

SS REQ

ADBC

RT FLAG

SS BUSY

SS FLAG

MESS ERR

RT FAIL

HS FAIL

RTADD ERR

NBGT

INCMD

BITEN

STATEN

GBR

COMMAND

LATCH

RT ADDRESS

PARITY

STATUS

16 MHz CLOCK

ERROR FLAGS

TIMING FLAGS

DDC CUSTOM CHIP

D-RAD

FIGURE 1. BU-65142 SERIES BLOCK DIAGRAM

1988, 1999 Data Device Corporation

Recommended Resources

How to choose and use resistors?

C-MOS inverter and its internal structure

COMPAQ 420 VGA color display power supply circuit diagram

VF linear voltage controlled oscillator circuit diagram

Electronic mouse trap circuit

High efficiency nickel cadmium battery charger

Questions about TI's DSP product classification: [img]webkit-fake-url://6292f25d-f622-4546-be1f-96c748178958/image.tiff[/img] The picture below is a part of the TI product structure tree. I have two questions: 1. What is the connection and differenc...; 木木木JS Microcontroller MCU

[AT-START-F425 Review] GPIO control LCD12864 display + USART data transmission and reception: The test modules include: GPIO, USARTThe test content is as follows: 1. Use GPIO to control LCD12864 liquid crystal display 2. Initialize usart2 and use interrupt mode to receive serial port data. Whe...; eew_xQfw2M Domestic Chip Exchange

Survey on identifying men and women through text messages: There are obvious gender differences in texting between men and women: A British psychologist recently published the results of his investigation, saying that it is possible to guess from the content of a text message whether the sender is a man or a woman. There are obv...; wangying RF/Wirelessly

Does any expert know why the error "0x89731706 Device Connectivity Component" is reported during debugging (C#2005)?: Does anyone know why the error "0x89731706 Device Connectivity Component" appears during debugging (C#2005)? There was no problem before, but it suddenly appeared today!...; lsh800501 Embedded System

[2022 Digi-Key Innovation Design Competition] If you don’t have enough memory, don’t just do it recklessly: [i=s]This post was last edited by nemon on 2022-10-30 14:54[/i]I was going to make an electronic tag with various components, but it didn't work out. Then I suddenly thought that ESP32-S2-Kaluga-1 has...; nemon DigiKey Technology Zone

How is the DSP's asynchronous memory read clock controlled?: Specific application: The CE1 space of 5509A DSP is connected to an asynchronous memory (FIFO). How is the frequency of the asynchronous read clock ARE provided by DSP controlled? Is it the main frequ...; zhaironghui DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components