ADT7473
dbCOOLt Remote Thermal
Monitor and Fan Control
The ADT7473/ADT7473−1 dbCOOL controller is a thermal
monitor and multiple PWM fan controller for noise sensitive or power
sensitive applications requiring active system cooling. The
ADT7473/ADT7473−1 can drive a fan using either a low or high
frequency drive signal, monitor the temperature of up to two remote
sensor diodes plus its own internal temperature, and measure and
control the speed of up to four fans so they operate at the lowest
possible speed for minimum acoustic noise.
The automatic fan speed control loop optimizes fan speed for a
given temperature. A unique dynamic T
MIN
control mode enables the
system thermals/acoustics to be intelligently managed. The
effectiveness of the system’s thermal solution can be monitored using
the THERM input. The ADT7473/ADT7473−1 also provide critical
thermal protection to the system using the bidirectional THERM pin
as an output to prevent system or component overheating.
FEATURES
http://onsemi.com
QSOP−16
CASE 492
MARKING DIAGRAMS
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Controls and Monitors Up to 4 Fans
High and Low Frequency Fan Drive Signal
1 On−Chip and 2 Remote Temperature Sensors
Series Resistance Cancellation on the Remote Channel
Extended Temperature Measurement Range, Up to 191°C
Dynamic T
MIN
Control Mode Intelligently Optimizes System
Acoustics
Automatic Fan Speed Control Mode Controls System Cooling Based
on Measured Temperature
Enhanced Acoustic Mode Dramatically Reduces User Perception of
Changing Fan Speeds
Thermal Protection Feature via THERM Output
Monitors Performance Impact of Intel Pentium
R
4 Processor
Thermal Control Circuit via THERM Input
3−Wire and 4−Wire Fan Speed Measurement
Limit Comparison of All Monitored Values
Meets SMBus 2.0 Electrical Specifications
(Fully SMBus 1.1 Compliant)
These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS
Compliant
ADT747
3ARQZ
#YYWW
xxxx
ADT
7473−1
ARQZ
xxxx
ADT7473
ADT7473−1
#
= Pb−Free Package
YYWW = Date Code
xx
= Assembly Lot
PIN ASSIGNMENTS
SCL
1
GND
2
V
CC 3
TACH3
4
PWM2/
5
SMBALERT
TACH1
6
TACH2
7
PWM3
8
16
SDA
15
PWM1/XTO
14
V
CCP
ADT7473
TOP VIEW
13
D1+
12
D1–
11
D2+
10
D2–
9
TACH4/GPIO/THERM
SMBALERT
SCL
1
GND
V
CC
2
3
16
SDA
15
PWM1/XTO
14
V
CCP
TACH3/
4
ADDR SELECT
THERM_LATCH/
5
PWM2
TACH1
6
TACH2
7
PWM3/ADDREN
8
ADT7473−1
13
TOP VIEW
D1+
12
D1–
11
D2+
10
D2–
9
TACH4/GPIO/THERM
SMBALERT
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 73 of this data sheet.
©
Semiconductor Components Industries, LLC, 2011
October, 2011
−
Rev. 7
1
Publication Order Number:
ADT7473/D
ADT7473
*ADDREN
*ADDR SELECT SCL SDA SMBALERT
ADT7473/ADT7473−1
SMBus
ADDRESS
SELECTION
SERIAL BUS
INTERFACE
PWM1
PWM2
PWM3
PWM
REGISTERS
AND
CONTROLLERS
(HF AND LF)
ACOUSTIC
ENHANCEMENT
CONTROL
AUTOMATIC
FAN SPEED
CONTROL
ADDRESS
POINTER
REGISTER
PWM
CONFIGURATION
REGISTERS
INTERRUPT
MASKING
INTERRUPT
STATUS
REGISTERS
TACH1
TACH2
TACH3
TACH4
DYNAMIC
T
MIN
CONTROL
FAN
SPEED
COUNTER
PERFORMANCE
MONITORING
*THERM_LATCH
V
CC
TO ADT7473/ADT7473−1
V
CC
D1+
D1–
D2+
D2–
V
CCP
BAND GAP
TEMP SENSOR
SRC
THERMAL
PROTECTION
INPUT
SIGNAL
CONDITIONING
AND
ANALOG
MULTIPLEXER
10−BIT
ADC
LIMIT
COMPARATORS
BAND GAP
REFERENCE
VALUE AND
LIMIT
REGISTERS
GND
*PIN FUNCTION ONLY AVAILABLE ON THE ADT7473−1
Figure 1. Functional Block Diagram
ABSOLUTE MAXIMUM RATINGS
Parameter
Positive Supply Voltage (V
CC
)
Voltage on any Input or Output Pin
Input Current at any Pin
Package Input Current
Maximum Junction Temperature (T
J max
)
Storage Temperature Range
Lead Temperature, Soldering
IR Reflow Peak Temperature
Lead Temperature (Soldering, 10 sec)
Rating
3.6
−0.3
to +3.6
±5.0
±20
150
−65
to +150
260
300
Unit
V
V
mA
mA
°C
°C
°C
ESD Rating
1500
V
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
NOTE: This device is ESD sensitive. Use standard ESD precautions when handling.
THERMAL CHARACTERISTICS
Package Type
16−lead QSOP
NOTE:
q
JA
150
q
JC
39
Unit
°C/W
q
JA
is specified for the worst−case conditions, that is, a device soldered in a circuit board for surface−mount packages.
http://onsemi.com
2
ADT7473
ELECTRICAL CHARACTERISTICS
T
A
= T
MIN
to T
MAX
, V
CC
= V
MIN
to V
MAX
, unless otherwise noted. (Note 1)
Parameter
Power Supply
Supply Voltage
Supply Current, I
CC
Temperature−to−Digital Converter
Local Sensor Accuracy
Resolution
Remote Diode Sensor Accuracy
Resolution
Remote Sensor Source Current
0°C
≤
T
A
≤
85°C
−40°C
≤
T
A
≤
+125°C
0°C
≤
T
A
≤
85°C
−40°C
≤
T
A
≤
+125°C
First Current
Second Current
Third Current
±0.5
0.25
±0.5
0.25
6
36
96
±1.5
8 bits
±0.1
Averaging enabled
Averaging enabled
Averaging enabled
Averaging enabled
Averaging disabled
For V
CCP
channel
0°C
≤
T
A
≤
70°C
−40°C
≤
T
A
≤
+120°C
Fan count = 0xBFFF
Fan count = 0x3FFF
Fan count = 0x0438
Fan count = 0x021C
109
329
5000
10,000
8.0
I
OUT
=
−8.0
mA
V
OUT
= V
CC
I
OUT
=
−4.0
mA
V
OUT
= V
CC
0.75 x V
CC
0.4
2.0
0.4
500
2.0
0.1
0.1
0.4
20
0.4
1.0
70
11
12
38
145
19
120
±6.0
±10
65,535
RPM
±1.0
±1.5
±2.5
±1.5
±2.5
°C
Interface inactive, ADC active
3.0
3.3
1.5
3.6
3.0
V
mA
Conditions
Min
Typ
Max
Unit
°C
mA
Analog−to−Digital Converter (Including MUX and Attentuators)
Total Unadjusted Error (TUE)
Differential Nonlinearity (DNL)
Power Supply Sensitivity
Conversion Time (Voltage Input)
Conversion Time (Local Temperature)
Conversion Time (Remote Temperature)
Total Monitoring Cycle Time
Input Resistance
Fan RPM−to−Digital Converter
Accuracy
Full−Scale Count
Nominal Input RPM
%
%
LSB
%/V
ms
ms
ms
ms
kW
Open−Drain Digital Outputs, PWM1 to PWM3, XTO
Current Sink, I
OL
Output Low Voltage, V
OL
High Level Output Current, I
OH
Output Low Voltage, V
OL
High Level Output Current, I
OH
Output High Voltage, V
OH
Output Low Voltage, V
OL
SMBus Digital Inputs (SCL, SDA)
Input High Voltage, V
IH
Input Low Voltage, V
IL
Hysteresis
Digital Input Logic Levels (TACH Inputs)
Input High Voltage, V
IH
Input Low Voltage, V
IL
Hysteresis
Maximum input voltage
Minimum input voltage
3.6
0.8
0.5
V
V
V p−p
V
V
mV
mA
V
mA
V
mA
V
V
Open−Drain Serial Data Bus Output (SDA)
Digital Output Logic Levels, ADT7473−1 (THERM_LATCH) ADTL+
−0.3
http://onsemi.com
3
ADT7473
ELECTRICAL CHARACTERISTICS
T
A
= T
MIN
to T
MAX
, V
CC
= V
MIN
to V
MAX
, unless otherwise noted. (Note 1)
Parameter
Digital Input Logic Levels (THERM) ADTL+
Input High Voltage, V
IH
Input Low Voltage, V
IL
Input High Voltage, V
IH
Input Low Voltage, V
IL
Input Low Current, I
IL
Input Capacitance, C
IN
Serial Bus Timing
(Note 2)
Clock Frequency, f
SCLK
Glitch Immunity, t
SW
Bus Free Time, t
BUF
SCL Low Time, t
LOW
SCL High Time, t
HIGH
SCL, SDA Rise Time, t
r
SCL, SDA Fall Time, t
f
Data Setup Time, t
SU; DAT
Detect Clock Low Timeout, t
TIMEOUT
Can be optionally disabled
250
15
35
4.7
4.7
4.0
50
1,000
300
(See Figure 2)
10
400
50
kHz
ns
ms
ms
ms
ns
ms
ns
ms
V
IN
= V
CC
V
IN
= 0
±1
±1
5.0
mA
mA
pF
0.75 x V
CC
0.8
V
V
Conditions
Min
Typ
Max
Unit
1. All voltages are measured with respect to GND, unless otherwise noted. Typicals are at TA = 25°C and represent most likely parametric norm.
Logic inputs accept input high voltages up to V
MAX
, even when the device is operating down to V
MIN
. Timing specifications are tested at logic
levels of V
IL
= 0.8 V for a falling edge and VIH = 2.0 V for a rising edge.
2. Serial management bus (SMBus) timing specifications are guaranteed by design and are not production tested.
t
LOW
SCL
t
R
t
F
t
HD: STA
t
HD: STA
t
HD: DAT
t
HIGH
t
SU: DAT
t
SU: STA
t
SU: STO
SDA
P
t
BUF
S
S
P
Figure 2. Serial Bus Timing Diagram
http://onsemi.com
4
ADT7473
PIN ASSIGNMENT
Pin No.
1
2
3
4
5
Mnemonic
SCL
GND
V
CC
TACH3
ADDR SELECT
PWM2
Ground Pin.
Power Supply. Powered by 3.3 V.
Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 3.
If in address select mode, the logic state of this pin defines the SMBus device address.
Digital Output (Open Drain). ADT7473 default pin function is PWM2. Requires 10 kW typical pullup.
Pulse−width modulated output to control Fan 2 speed. Can be configured as a high or low frequency
drive.
On the ADT7473, this pin can be reconfigured as an SMBALERT interrupt output to signal out−of−limit
conditions.
ADT7473−1 default pin function. THERM_LATCH is a thermal event alert signal when an
overtemperature condition occurs.
Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 1.
Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 2.
Digital I/O (Open Drain). Pulse−width modulated output to control the speed of Fan 3 and Fan 4.
Requires 10 kW typical pullup. Can be configured as a high or low frequency drive.
If pulled low on powerup, the ADT7473−1 enters address select mode, and the state of Pin 4
(ADDR SELECT) determines the ADT7473−1 slave address.
Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 4.
General Purpose Open Drain Digital I/O.
Bidirectional THERM pin. Can be used to time and monitor assertions on the THERM input as well as
to assert when an ADT7473 THERM overtemperature limit is exceeded. For example, the pin can be
connected to the PROCHOT output of an Intel
R
Pentium
R
4 processor or to the output of a trip point
temperature sensor. Can be used as an output to signal overtemperature conditions.
Digital Output (Open Drain). This pin can be reconfigured as an SMBALERT interrupt output to signal
out−of−limit conditions.
Cathode Connection to Second Thermal Diode.
Anode Connection to Second Thermal Diode.
Cathode Connection to First Thermal Diode.
Anode Connection to First Thermal Diode.
Analog Input. Monitors processor core voltage (0 V to 3.0 V).
Digital Output (Open Drain). Pulse−width modulated output to control Fan 1 speed. Requires 10 kW
typical pullup.
Also functions as the output from the XNOR tree in XNOR test mode.
Digital I/O (Open Drain). SMBus bidirectional serial data. Requires 10 kW typical pullup.
Description
Digital Input (Open Drain). SMBus serial clock input. Requires SMBus pullup.
SMBALERT
THERM_LATCH
6
7
8
TACH1
TACH2
PWM3
ADDREN
9
TACH4
GPIO
THERM
SMBALERT
10
11
12
13
14
15
D2−
D2+
D1−
D1+
V
CCP
PWM1
XTO
16
SDA
http://onsemi.com
5
京公网安备 11010802033920号
EEWORLD
