STR712FZ1H6 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> STR712FZ1H6

STR712FZ1H6: Description32-BIT, FLASH, 66MHz, RISC MICROCONTROLLER, PBGA144, 10 X 10 MM, 1.70 MM HEIGHT, LFBGA-144; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，78 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/

Download Datasheet Parametric View All

STR712FZ1H6 Overview

32-BIT, FLASH, 66MHz, RISC MICROCONTROLLER, PBGA144, 10 X 10 MM, 1.70 MM HEIGHT, LFBGA-144

STR712FZ1H6 Parametric

Parameter Name	Attribute value
Maker	STMicroelectronics
Parts packaging code	BGA
package instruction	10 X 10 MM, 1.70 MM HEIGHT, LFBGA-144
Contacts	144
Reach Compliance Code	compliant
Has ADC	YES
Address bus width	24
bit size	32
maximum clock frequency	16.5 MHz
DAC channel	NO
DMA channel	NO
External data bus width	16
JESD-30 code	S-PBGA-B144
length	10 mm
Number of I/O lines	32
Number of terminals	144
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
PWM channel	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LFBGA
Package shape	SQUARE
Package form	GRID ARRAY, LOW PROFILE, FINE PITCH
Certification status	Not Qualified
ROM programmability	FLASH
Maximum seat height	1.7 mm
speed	66 MHz
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
width	10 mm
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER, RISC

Preview

Download Datasheet

View All

STR71xF

ARM7TDMI™ 32-bit MCU with Flash, USB, CAN

5 timers, ADC, 10 communications interfaces

Features

■

Core

– ARM7TDMI 32-bit RISC CPU

– 59 MIPS @ 66 MHz from SRAM

– 45 MIPS @ 50 MHz from Flash

Memories

– Up to 256 Kbytes Flash program memory

(10 kcycles endurance, 20 years retention

@ 85° C)

– 16 Kbytes Flash data memory

(100 kcycles endurance, 20 years

retention@ 85° C)

– Up to 64 Kbytes RAM

– External Memory Interface (EMI) for up to 4

banks of SRAM, Flash, ROM

– Multi-boot capability

Clock, reset and supply management

– 3.0 to 3.6V application supply and I/Os

– Internal 1.8V regulator for core supply

– Clock input from 0 to 16.5 MHz

– Embedded RTC osc. running from external

32 kHz crystal

– Embedded PLL for CPU clock

– Realtime Clock for clock-calendar function

– 5 power saving modes: SLOW, WAIT,

LPWAIT, STOP and STANDBY modes

Nested interrupt controller

– Fast interrupt handling with multiple vectors

– 32 vectors with 16 IRQ priority levels

– 2 maskable FIQ sources

Up to 48 I/O ports

– 30/32/48 multifunctional bidirectional I/Os

Up to 14 ports with interrupt capability

LQFP64

10 x 10

LQFP144

20 x 20

■

LFBGA64 8 x 8 x 1.7

LFBGA64

8 x 8 x 1.7

LFBGA144 10 x 10 x 1.7

■

5 Timers

– 16-bit watchdog timer

– 3 16-bit timers with 2 input captures, 2

output compares, PWM and pulse counter

– 16-bit timer for timebase functions

10 communications interfaces

– 2 I

C interfaces (1 multiplexed with SPI)

– 4 UART asynchronous serial interfaces

– Smartcard ISO7816-3 interface on UART1

– 2 BSPI synchronous serial interfaces

– CAN interface (2.0B Active)

– USB Full Speed (12 Mbit/s) Device

Function with Suspend and Resume

– HDLC synchronous communications

4-channel 12-bit A/D converter

– Sampling frequency up to 1 kHz

– Conversion range: 0 to 2.5 V

Development tools support

– Atomic bit SET and RES operations

Device summary

Root part number

STR710FZ1, STR710FZ2,

STR711FR0, STR711FR1, STR711FR2,

STR712FR0, STR712FR1, STR712FR2,

STR715FR0

■

Table 1.

Reference

STR71xF

February 2008

Rev 12

1/78

www.st.com

Contents

STR71xF

Contents

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

System architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

3.1

3.2

3.3

3.4

3.5

3.6

3.7

On-chip peripherals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Related documentation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Pin description for 144-pin packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Pin description for 64-pin packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

External connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

I/O port configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

Electrical parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

4.1

Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

4.1.1

4.1.2

4.1.3

4.1.4

4.1.5

Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Typical values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Typical curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Loading capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

4.2

4.3

Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

4.3.1

4.3.2

4.3.3

4.3.4

4.3.5

4.3.6

4.3.7

4.3.8

4.3.9

4.3.10

4.3.11

Supply current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

Clock and timing characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

Memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

I/O port pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50

TIM timer characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

EMI - external memory interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56

I2C - inter IC control interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60

BSPI - buffered serial peripheral interface . . . . . . . . . . . . . . . . . . . . . . . 63

USB characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66

2/78

Recommended Resources

SH-805 Holiday Lights ASIC

The ever-changing sound and light analog controller circuit 01

Photoelectric target toy circuit

Desk lamp touch switch circuit

2CUl and 2CU2 silicon photodiodes

Internal structural block diagram of MCP component (MMl521XV) and its protection circuit

Today at 10:30 am, Maxim Live Broadcast [IO-Link Solution]: IO-Link is the first open, fieldbus-independent, low-cost, point-to-point serial communication bus protocol for communicating with sensors and actuators. It has been adopted as an international standa...; EEWORLD社区 RF/Wirelessly

What is the principle of microcontroller programming?: I just want to instruct you that there is a program called bootloader. I hope you can help explain it to me. Thank you....; 410598605 Embedded System

MCU Program: Is there anyone who can write programs? I need a microcontroller. If you can write one, please contact me on QQ 519098081 or mobile 18688134034. As long as the function is met, we are willing to coope...; thestrong Recruitment

Questions about timing of for or while loops!: Suppose I want to delay 0.1MS in the driver to control the hardware, but I don't want to use the timer. In the microcontroller, the way to do it is to write a for or while loop and block it there, doi...; holiday Embedded System

Interpretation of Mobile DreamNet charges for SMS, MMS and mobile Internet access: The mobile dream network services currently launched by China Mobile mainly include SMS, MMS, MO mobile Internet access, PDA smart phone portal, voice magazine, mobile salon, treasure box, ringtones, ...; xiaoxin RF/Wirelessly

【Design Tools】Signal Integrity Analysis in FPGA Development Board Design: Signal Integrity Analysis in FPGA Development Board Design Very good...; 小笼包 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components