This product has been retired and is not available for designs. For new and current designs,
S29AL004D supersedes Am29LV400B and is the factory-recommended migration path. Please refer
to the S29AL004D datasheet for specifications and ordering information. Availability of this docu-
ment is retained for reference and historical purposes only.
The following document contains information on Spansion memory products.
Continuity of Specifications
There is no change to this data sheet as a result of offering the device as a Spansion product. Any
changes that have been made are the result of normal data sheet improvement and are noted in the
document revision summary.
For More Information
Please contact your local sales office for additional information about Spansion memory solutions.
Publication Number
21523
Revision
D
Amendment
4
Issue Date
December 4, 2006
THIS PAGE LEFT INTENTIONALLY BLANK.
DATA SHEET
Am29LV400B
4 Megabit (512 K x 8-Bit/256 K x 16-Bit)
CMOS 3.0 Volt-only Boot Sector Flash Memory
This product has been retired and is not available for designs. For new and current designs, S29AL004D supersedes Am29LV400B and is the factory-recommended migration path. Please
refer to the S29AL004D data sheet for specifications and ordering information. Availability of this document is retained for reference and historical purposes only.
DISTINCTIVE CHARACTERISTICS
■
Single power supply operation
— Full voltage range: 2.7 to 3.6 volt read and write
operations for battery-powered applications
— Regulated voltage range: 3.0 to 3.6 volt read and
write operations for compatibility with high
performance 3.3 volt microprocessors
■
Manufactured on 0.32 µm process technology
— Compatible with 0.5 µm Am29LV400 device
■
High performance
— Full voltage range: access times as fast as 70 ns
— Regulated voltage range: access times as fast as
55 ns
■
Ultra low power consumption (typical values at
5 MHz)
— 200 nA Automatic Sleep mode current
— 200 nA standby mode current
— 7 mA read current
— 15 mA program/erase current
■
Flexible sector architecture
— One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and
seven 64 Kbyte sectors (byte mode)
— One 8 Kword, two 4 Kword, one 16 Kword, and
seven 32 Kword sectors (word mode)
— Supports full chip erase
— Sector Protection features:
— A hardware method of locking a sector to prevent
any program or erase operations within that sector
— Sectors can be locked in-system or via
programming equipment
Temporary Sector Unprotect feature allows code
changes in previously locked sectors
■
Unlock Bypass Program Command
— Reduces overall programming time when issuing
multiple program command sequences
■
Top or bottom boot block configurations
available
This Data Sheet states AMD’s current technical specifications regarding the Product described herein. This Data
Sheet may be revised by subsequent versions or modifications due to changes in technical specifications.
■
Embedded Algorithms
— Embedded Erase algorithm automatically
preprograms and erases the entire chip or any
combination of designated sectors
— Embedded Program algorithm automatically
writes and verifies data at specified addresses
■
Minimum 1,000,000 write cycle guarantee per sector
■
20-year data retention at 125°C
— Reliable operation for the life of the system
■
Package option
— 48-ball FBGA
— 48-pin TSOP
— 44-pin SO
— Lead (Pb) - Free Packaging Available
■
Compatibility with JEDEC standards
— Pinout and software compatible with
single-power supply Flash
— Superior inadvertent write protection
■
Data# Polling and toggle bits
— Provides a software method of detecting program
or erase operation completion
■
Ready/Busy# pin (RY/BY#)
— Provides a hardware method of detecting
program or erase cycle completion
■
Erase Suspend/Erase Resume
— Suspends an erase operation to read data from,
or program data to, a sector that is not being
erased, then resumes the erase operation
■
Hardware reset pin (RESET#)
— Hardware method to reset the device to reading
array data
Publication#
21523
Rev:
D
Amendment/4
Issue Date:
December 4, 2006
D A T A
S H E E T
GENERAL DESCRIPTION
The Am29LV400B is a 4 Mbit, 3.0 volt-only Flash
memory organized as 524,288 bytes or 262,144
words. The device is offered in 48-ball FBGA, 44-pin
SO, and 48-pin TSOP packages. The word-wide data
(x16) appears on DQ15–DQ0; the byte-wide (x8) data
appears on DQ7–DQ0. This device is designed to be
programmed in-system using only a single 3.0 volt V
CC
supply. No V
PP
is required for write or erase opera-
tions. The device can also be programmed in standard
EPROM programmers.
This device is manufactured using AMD’s 0.32 µm pro-
cess technology, and offers all the features and bene-
fits of the Am29LV400, which was manufactured using
0 . 5 µ m p r o c e s s t e c h n o l o gy. I n a d d i t i o n , t h e
Am29LV400B features unlock bypass programming
and in-system sector protection/unprotection.
The standard device offers access times of 55, 70, 90
and 120 ns, allowing high speed microprocessors to
operate without wait states. To eliminate bus conten-
tion the device has separate chip enable (CE#), write
enable (WE#) and output enable (OE#) controls.
The device requires only a
single 3.0 volt power sup-
ply
for both read and write functions. Internally gener-
ated and regulated voltages are provided for the
program and erase operations.
The device is entirely command set compatible with
the
JEDEC single-power-supply Flash standard.
Commands are written to the command register using
standard microprocessor write timings. Register con-
tents serve as input to an internal state-machine that
controls the erase and programming circuitry. Write
cycles also internally latch addresses and data
needed for the programming and erase operations.
Reading data out of the device is similar to reading
from other Flash or EPROM devices.
Device programming occurs by executing the program
command sequence. This initiates the
Embedded
Program
algorithm—an internal algorithm that auto-
matically times the program pulse widths and verifies
proper cell margin. The
Unlock Bypass
mode facili-
tates faster programming times by requiring only two
write cycles to program data instead of four.
Device erasure occurs by executing the erase com-
mand sequence. This initiates the
Embedded Erase
algorithm—an internal algorithm that automatically
pre-programs the array (if it is not already programmed)
before executing the erase operation. During erase,
the device automatically times the erase pulse widths
and verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by observing the RY/BY#
pin, or by reading the DQ7 (Data# Polling) and DQ6
(toggle)
status bits.
After a program or erase cycle
has been completed, the device is ready to read array
data or accept another command.
The
sector erase architecture
allows memory sec-
tors to be erased and reprogrammed without affecting
the data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection
measures include a low
V
CC
detector that automatically inhibits write opera-
tions during power transitions. The
hardware sector
protection
feature disables both program and erase
operations in any combination of the sectors of mem-
ory. This can be achieved in-system or via program-
ming equipment.
The
Erase Suspend
feature enables the user to put
erase on hold for any period of time to read data from,
or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved.
The
hardware RESET# pin
terminates any operation
in progress and resets the internal state machine to
reading array data. The RESET# pin may be tied to
the system reset circuitry. A system reset would thus
also reset the device, enabling the system micropro-
cessor to read the boot-up firmware from the Flash
memory.
The device offers two power-saving features. When
addresses have been stable for a specified amount of
time, the device enters the
automatic sleep mode.
The system can also place the device into the
standby mode.
Power consumption is greatly re-
duced in both these modes.
AMD’s Flash technology combines years of Flash
memory manufacturing experience to produce the
highest levels of quality, reliability and cost effectiveness.
The device electrically erases all bits within a sector si-
multaneously via Fowler-Nordheim tunneling. The data is
Texas Instruments (TI), a global semiconductor leader, has been committed to the research and development and promotion of high-performance analog technology for many years. In order to help China dev...
The turbocharger can improve the power performance of the engine without changing the displacement of the engine, but there is a turbo lag phenomenon. In order to improve its acceleration performance ...
[i=s]This post was last edited by okhxyyo on 2015-7-9 12:58[/i] [size=6][size=5][b]A special thanks and praise to [url=home.php?mod=space&uid=594651]@huaiqiao[/url] ~[/b][/size]{:1_124:} [/size] These...
My LCD is LM3033DFW, the display is abnormal, the Chinese characters are abnormal, the cursor moves, the corresponding Chinese characters do not appear, even if they appear, they are garbled. My data ...
The format of the MRC instruction is: MRC condition} coprocessor code, coprocessor opcode 1, destination register, source register 1, source register 2, coprocessor opcode 2. The MCR instruction is us...
Dong Yang, executive vice president of the China Association of Automobile Manufacturers, said on the 26th that according to the authorization of the Ministry of Industry and Information Technology...[Details]
The global PV inverter market will shrink from $6.3 billion in 2017 to $3.7 billion in 2022 due to falling prices, according to GlobalData.
Global PV Inverter Market Value to Shrink to $3.7 Bil...[Details]
On May 16, in response to
the public opinion storm caused by
Lenovo's
"
5G
voting" incident,
Lenovo
Holdings Chairman and
Lenovo
Group Founder Liu Chuanzhi, Lenovo Gr...[Details]
In order to strengthen the traceability management of recycling and utilization of power batteries for new energy vehicles, and to standardize and guide all relevant parties to fulfill their tracea...[Details]
Introduction: As a power electronic device, the photovoltaic inverter mainly converts the direct current generated by the photovoltaic module into alternating current. Because there are thousands o...[Details]
Use the STM32 timer input capture module to control 3-way ultrasonic sensors. The ultrasonic sensor used this time is the common HC-SR04, which is often used in the obstacle avoidance system of smal...[Details]
T1 or T2 are two timers/counters of MCS-51 microcontroller. The first method can use two timers/counters to generate rectangular waves. In order to save interface resources, the second method is used...[Details]
Use common anode digital tube and independent keyboard to connect P1 and P2 ports of single chip to realize answering machine The procedure is as follows: #include reg52.h void delay(unsigned char n)...[Details]
Assume that both the augend NA and the addend NB are three-byte compressed BCD codes, which are stored in the internal RAM units 20H~22H and 30H~32H, respectively, with the low digit first and the hi...[Details]
After the first public release of the prospectus of CATL, a new vitality was injected into new energy vehicles. According to market speculation, CATL is expected to issue at around 60 yuan per shar...[Details]
This design is intended to take advantage of the above favorable conditions and propose an image acquisition solution based on the TMS320C6x11 series DSP. By taking advantage of the uniformity of...[Details]
Bitcoin
It has been a roller coaster ride, with regulatory winds tightening. Some retail investors and small miners have left, while large miners have returned and some have moved overseas. L...[Details]
Industrial Control Electronics
京公网安备 11010802033920号
EEWORLD
