CAT28F010H14I-12TE13 datasheet, PDF

CAT28F010H14I-12TE13: DescriptionFlash, 128KX8, 120ns, PDSO32, 8 X 14 MM, TSOP-32; Categorystorage storage; File Size416KB，14 Pages; ManufacturerCatalyst; Websitehttp://www.catalyst-semiconductor.com/; Environmental Compliance

Download Datasheet Parametric View All

CAT28F010H14I-12TE13 Overview

Flash, 128KX8, 120ns, PDSO32, 8 X 14 MM, TSOP-32

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Catalyst
Parts packaging code	TSOP
package instruction	8 X 14 MM, TSOP-32
Contacts	32
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum access time	120 ns
JESD-30 code	R-PDSO-G32
JESD-609 code	e3
length	12.4 mm
memory density	1048576 bit
Memory IC Type	FLASH
memory width	8
Humidity sensitivity level	2A
Number of functions	1
Number of terminals	32
word count	131072 words
character code	128000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP1
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Programming voltage	12 V
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	MATTE TIN
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
type	NOR TYPE
width	8 mm

C/C++ language and assembly language mixed programming problem - begging,,: Source code is attached: test.c file, the content is as follows: #includeextern unsigned int usqr(unsigned x); int main() { int a,b; a=82; b=usqr(a); printf("b is % d",b); } usqr_32.s assembly file, t...; xiaoneiwan Embedded System

FPGA Design and Implementation of Frame Synchronization System Data Download: Welcome to download FPGA Design and Implementation of Frame Synchronization System!...; eeleader FPGA/CPLD

Prize-winning live broadcast: How to reduce design errors? Registration for Mentor PCB online seminar opens on July 7!: Schematic input seems to be an easy job, but it is the foundation of the entire electronic design. Any simple mistake will cause rework and project delays for the entire design. Common errors include ...; eric_wang PCB Design

Share CC2541 Bluetooth clock settings: CC2541 has four oscillators, namely:32MHz external crystal 16MHz internal RC oscillator 32kHz external crystal 32kHz internal RC oscillatorFrom this we can see that CC2541 has its own oscillator, that...; fish001 Wireless Connectivity

MCU Learning: Hello, brothers and sisters! I have a basic knowledge of 8-bit microcontroller programming. Now I want to follow the development of microcontrollers. Do you have any good suggestions? Do you have any ...; xiaojuan222 Embedded System

Use of virtual serial port in proteus: I am doing a graduation project and I use a GPS module. When communicating with a laptop, I use com5, but the virtual serial port in proteus is only com4. How can I solve this problem? Please help me....; telezhaohu MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components