SN54CDC341W datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN54CDC341W

SN54CDC341W: DescriptionCDC SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CDFP20, CERAMIC, FP-20; Categorylogic logic; File Size135KB，9 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN54CDC341W Overview

CDC SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CDFP20, CERAMIC, FP-20

SN54CDC341W Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	DFP
package instruction	DFP, FL20,.3
Contacts	20
Reach Compliance Code	not_compliant
series	CDC
Input adjustment	STANDARD
JESD-30 code	R-GDFP-F20
length	13.09 mm
Logic integrated circuit type	LOW SKEW CLOCK DRIVER
MaximumI(ol)	0.048 A
Number of functions	1
Number of inverted outputs
Number of terminals	20
Actual output times	8
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DFP
Encapsulate equivalent code	FL20,.3
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Prop。Delay @ Nom-Sup	7 ns
propagation delay (tpd)	7 ns
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	1.9 ns
Maximum seat height	2.54 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	BICMOS
Temperature level	MILITARY
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	6.92 mm
minfmax	33 MHz

SN54CDC341W Related Products

	SN54CDC341W	SN54CDC341J
Description	CDC SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CDFP20, CERAMIC, FP-20	CDC SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CDIP20, 0.300 INCH, CERAMIC, DIP-20
Is it Rohs certified?	incompatible	incompatible
Parts packaging code	DFP	DIP
package instruction	DFP, FL20,.3	DIP, DIP20,.3
Contacts	20	20
Reach Compliance Code	not_compliant	not_compliant
series	CDC	CDC
Input adjustment	STANDARD	STANDARD
JESD-30 code	R-GDFP-F20	R-GDIP-T20
length	13.09 mm	24.195 mm
Logic integrated circuit type	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER
MaximumI(ol)	0.048 A	0.048 A
Number of functions	1	1
Number of terminals	20	20
Actual output times	8	8
Maximum operating temperature	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	DFP	DIP
Encapsulate equivalent code	FL20,.3	DIP20,.3
Package shape	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	5 V
Prop。Delay @ Nom-Sup	7 ns	7 ns
propagation delay (tpd)	7 ns	7 ns
Certification status	Not Qualified	Not Qualified
Same Edge Skew-Max（tskwd）	1.9 ns	1.9 ns
Maximum seat height	2.54 mm	5.08 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V
surface mount	YES	NO
technology	BICMOS	BICMOS
Temperature level	MILITARY	MILITARY
Terminal form	FLAT	THROUGH-HOLE
Terminal pitch	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED
width	6.92 mm	7.62 mm
minfmax	33 MHz	33 MHz

Recommended Resources

Tropical fish tank water temperature automatic control circuit

DC servo motor control system circuit diagram

Small battery charger circuit

TTL status probe circuit

Practical voice anti-theft alarm

Thyristor circuit controlled by photocoupler

51 MCU Programming Problems: Hello everyone, I am a novice and I have a problem with programming. I am here to ask for help! I want to output a pulse signal at P1.0. The duty cycle of the signal is determined by the value of R7. ...; fsh_fu MCU

PID Algorithm: PID Algorithm...; 我的初恋---电子 MCU

AM1808 LCDC STN mode problem: Does TI have any examples on how to use LCDC to connect to STN monochrome 4bpp screen? In my current situation, if I set it to TFT mode, I can see that LCD_VSYNC and LCD_HSYNC have jumps, as shown bel...; yinhu DSP and ARM Processors

How to perform on-site PIM testing on RF connectors?: PIM in RF connectors is a form of intermodulation distortion that occurs in components that are generally considered linear, such as cables, connectors, and antennas. Field PIM testing is a comprehens...; fish001 Wireless Connectivity

Urgent help! Design of a minimal wireless communication module based on IP: I have a problem now. I need a minimal module with very simple functions based on 802.11/802.11g wireless network communication! Please help! I want to make a minimal module that can configure IP addr...; zhouzhaofu Embedded System

16 Altera SOC examples (ARM part): ...; phantom7 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components