3GDW8G-F-150T-FREQ datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 3GDW8G-F-150T-FREQ

3GDW8G-F-150T-FREQ: DescriptionLVDS Output Clock Oscillator, 0.75MHz Min, 800MHz Max, ROHS COMPLIANT, DIP-8/4; CategoryPassive components oscillator; File Size109KB，1 Pages; ManufacturerEuroquartz; Websitehttp://www.euroquartz.co.uk/; Environmental Compliance

Download Datasheet Parametric View All

3GDW8G-F-150T-FREQ Overview

LVDS Output Clock Oscillator, 0.75MHz Min, 800MHz Max, ROHS COMPLIANT, DIP-8/4

3GDW8G-F-150T-FREQ Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Euroquartz
Reach Compliance Code	compliant
Maximum control voltage	3 V
Minimum control voltage	0.3 V
maximum descent time	0.7 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	150 ppm
frequency stability	100%
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	800 MHz
Minimum operating frequency	0.75 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
Output load	50 OHM
physical size	12.8mm x 12.8mm x 5.08mm
longest rise time	0.7 ns
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	NO
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

EURO

QUARTZ

8 pin Dual-in-Line

Frequency range 38MHz to 640MHz

LVDS Output

Supply Voltage 3.3 VDC

Phase jitter 0.4ps typical

Pull range from ±30ppm to ±150ppm

GDW8 LVDS VCXO

750.0kHz to 800.0MHz

DESCRIPTION

GDW8VCXOs are packaged in an industry-standard, 8pin dual-in-line

package. Typical phase jitter for GDW series VCXOs is 2.35ps. Output

is LVDS. Applications include phase lock loop, SONET/ATM, set-top

boxes, MPEG , audio/video modulation, video game consoles and

HDTV.

SPECIFICATION

Frequency Range:

Supply Voltage:

Output Logic:

RMS Period Jitter:

Peak to Peak Jitter:

Phase Jitter:

Initial Frequency Accuracy:

Output Voltage HIGH (1):

Output Voltage LOW (0):

Pulling Range:

Control Voltage Range:

Temperature Stability:

Output Load:

Rise/Fall Times:

Duty Cycle:

Start-up Time:

Current Consumption:

Static Discharge Protection:

Storage Temperature:

Ageing:

Enable/Disable:

RoHS Status:

OUTLINE & DIMENSIONS

750kHz to 800.0MHz

3.3 VDC ±5%

LVDS

4.3ps typical

27.0ps typical

2.35ps typical

Tune to the nominal frequency

with Vc= 1.65 ±0.2VDC

1.4 Volts typical

1.1 Volts typical

From ±30ppm to ±150ppm

1.65 ±1.35 Volts

See table

50W into Vdd or Thevenin equiv.

0.5ns typ., 0.7ns max.

20% Vdd to 80% Vdd

50% ±5%

(Measured at Vdd-1.3V)

10ms maximum, 5ms typical

55mA typical, 60mA maximum

(At 202.50MHz)

2kV maximum

-55° to +150°C

±2ppm per year maximum

Not implemented - 4 pin package

Fully compliant or non compliant

PART NUMBERING

Example:

Supply Voltage

3 = +3.3V

Series Designator

GDW

RoHS Status

G = RoHs compliant

Blank = RoHS non-compliant

Stability over temperature range

(See table)

Pullability in ±ppm

Pullability determinator

N = minimum

M = maximum

T = Typical

Frequency in MHz

3GDWG-B-80N-60.000

FREQUENCY STABILITY

Stability Code Stability ±ppm Temp. Range

0°~+70°C

100

0°~+70°C

-40°~+85°C

100

-40°~+85°C

If non-standard frequency stability is required

Use ‘I’ followed by stability, i.e. I20 for ±20ppm

EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE

Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk

Recommended Resources

TDA1519 power amplifier circuit diagram

Circuit diagram of Zhengye brand luxury wind pressure shutter ventilation fan

Power saving circuit diagram

Using LM2579 to form +15V, -15V DC, DC converter circuit diagram

Battery Charger operates on Single Solar Cell

Southern Hi-tech 70 mobile phone repair diagram 1

Single chip microcomputer controls AD7656 data conversion: I use the I/O port of the microcontroller to control the conversion of AD7656. The timing is correct when measured with an oscilloscope, but the conversion end signal BUSY is always invalid. The sympt...; wangkun2046 Embedded System

How to draw the so-called crystal protection ring: How should the crystal oscillator protection ring be drawn? Can any expert please send me a picture....; seekerman PCB Design

Discussion: Is it useful to use the watchdog as a timer mode?: Friends who study msp430 know that the watchdog can be used as a timer mode to control its on-chip registers at regular intervals, but is it really useful?...; chromalyl Microcontroller MCU

555 classic circuit diagram: DC-AC converter diagram composed of 555 circuit: [size=4]555 classic circuit diagram: DC-AC converter diagram composed of 555 circuit[/size] [size=4][/size]...; fish001 Analogue and Mixed Signal

Study Altera's article "SoC FPGA: Does Architecture Matter?" and answer questions to win prizes! (Prizes awarded): Award post: [url=https://bbs.eeworld.com.cn/thread-441745-1-1.html]>>Altera SoC Quiz with Prizes[/url] SoC FPGA: Is architecture important? Important? Not important? Event time: From now on to June 15...; EEWORLD社区 FPGA/CPLD

Please help me find out how to adjust the resistance of this circuit: How to choose the values of these two resistors? What is the appropriate value? What is the basis for choosing the values?If it is a low-power application, is the larger the resistance value, the bett...; Knight97538 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components