EEWORLDEEWORLDEEWORLD

Part Number

Search

IS43R16160B-5BLI-TR

Description
DRAM
Categorystorage    storage   
File Size879KB,41 Pages
ManufacturerIntegrated Silicon Solution ( ISSI )
Download Datasheet Parametric View All

IS43R16160B-5BLI-TR Online Shopping

Suppliers Part Number Price MOQ In stock  
IS43R16160B-5BLI-TR - - View Buy Now

IS43R16160B-5BLI-TR Overview

DRAM

IS43R16160B-5BLI-TR Parametric

Parameter NameAttribute value
MakerIntegrated Silicon Solution ( ISSI )
package instruction,
Reach Compliance Codeunknown
IS43R83200B, IS46R83200B
IS43R16160B, IS46R16160B
32Mx8, 16Mx16
256Mb DDR Synchronous DRAM
• V
dd
=V
ddq
= 2.5V+0.2V (-5, -6, -75)
• Double data rate architecture; two data transfers
per clock cycle.
• Bidirectional , data strobe (DQS) is transmitted/
received with data
• Differential clock input (CLK and /CLK)
• DLL aligns DQ and DQS transitions with CLK
transitions edges of DQS
• Commands entered on each positive CLK edge;
• Data and data mask referenced to both edges of
DQS
• 4 bank operation controlled by BA0 , BA1
(Bank Address)
• /CAS latency -2.0 / 2.5 / 3.0 (programmable) ;
Burst length -2 / 4 / 8 (programmable)
Burst type -Sequential / Interleave (program-
mable)
• Auto precharge/ All bank precharge controlled
by A10
• 8192 refresh cycles / 64ms (4 banks concurrent
refresh)
• Auto refresh and Self refresh
• Row address A0-12 / Column address A0-9(x8)/
A0-8(x16)
• SSTL_2 Interface
• Package:
66-pin TSOP II (x8 and x16)
60-ball TF-BGA (x16 only)
• Temperature Range:
Commercial (0
o
C to +70
o
C)
Industrial (-40
o
C to +85
o
C)
Automotive (-40
o
C to +85
o
C)
AUGUST 2010
FEATURES:
DESCRIPTION:
IS43/46R83200B is a 4-bank x 8,388,608-word x8bit,
IS43/46R16160B is a 4-bank x 4,194,304-word x 16bit
double data rate synchronous DRAM , with SSTL_2
interface. All control and address signals are referenced
to the rising edge of CLK. Input data is registered on
both edges of data strobe, and output data and data
strobe are referenced on both edges of CLK. The device
achieves very high speed clock rate up to 200 MHz.
KEY TIMING PARAMETERS
Parameter
-5
-6
-75
Clk Cycle Time
CAS Latency = 3
5
6
7.5
CAS Latency = 2.5
5
6
7.5
CAS Latency = 2
7.5
7.5
7.5
Clk Frequency
CAS Latency = 3
200
167
133
CAS Latency = 2.5 200
167
133
CAS Latency = 2
133
133
133
Access Time from Clock
CAS Latency = 3
+0.70 +0.70 +0.75
CAS Latency = 2.5 +0.70 +0.70 +0.75
CAS Latency = 2
+0.75 +0.75 +0.75
Unit
ns
ns
ns
MHz
MHz
MHz
ns
ns
ns
ADDRESS TABLE
Parameter
Configuration
Bank Address Pins
Autoprecharge Pins
Row Addresses
Column Addresses
Refresh Count
32M x 8
8M x 8 x 4
banks
BA0, BA1
A10/AP
A0 – A12
A0 – A9
8192 / 64ms
16M x 16
4M x 16 x 4
banks
BA0, BA1
A10/AP
A0 – A12
A0 – A8
8192 / 64ms
Copyright © 2010 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without
notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the
latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reason-
ably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications
unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc.
Rev.
E
08/13/2010
1
My R7F0C80212DEMO board evaluation process
[i=s] This post was last edited by hxybu on 2014-8-25 11:41 [/i] [font=微软雅黑][size=3]1. After reading the notes, I went to the official website of Renesas to download the development environment Cubesu...
hxybu Renesas Electronics MCUs
How to unlock Apple ID
I want to know how to solve the Apple ID problem. Please give me some advice....
p20081998 Embedded System
Qinhengwei CH549 minimum system schematic PCB
...
qwqwqw2088 Domestic Chip Exchange
Wen's Oscillation Problem
Is the current-type op amp or the voltage-type op amp used for the Wen oscillation? The relevant information only talks about the peripheral parameters, and there is not much introduction about the op...
S3S4S5S6 Analog electronics
Lithium battery balancing
[color=#000]I am currently trying to use the Chuck circuit to perform active balancing of two batteries. I built the circuit using PSPICE, but the result is not right. The voltages of the two batterie...
dianzirainy Integrated technical exchanges
Copter_accessory_DIY based on Renesas R7F0C80212] (V) Twists and turns - Summary and demonstration video
[i=s]This post was last edited by tziang on 2014-9-28 13:01[/i] [align=left]2014-9-27[/align] [align=left]Things have happened[/align] [align=left]Seeing that the event has been postponed, it is not r...
tziang Renesas Electronics MCUs

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 515  71  618  2423  481  11  2  13  49  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号