EEWORLDEEWORLDEEWORLD

Part Number

Search

831-13-035-30-001000

Description
Board Connector, 35 Contact(s), 1 Row(s), Female, Straight, Surface Mount Terminal, Socket, ROHS COMPLIANT
CategoryThe connector    The connector   
File Size194KB,1 Pages
ManufacturerMill-Max
Websitehttps://www.mill-max.com
Environmental Compliance
Download Datasheet Parametric View All

831-13-035-30-001000 Overview

Board Connector, 35 Contact(s), 1 Row(s), Female, Straight, Surface Mount Terminal, Socket, ROHS COMPLIANT

831-13-035-30-001000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerMill-Max
package instructionROHS COMPLIANT
Reach Compliance Codecompliant
Body/casing typeSOCKET
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (30) OVER NICKEL (100)
Contact completed and terminatedGOLD (10)
Contact point genderFEMALE
Contact materialNOT SPECIFIED
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial number831
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch2 mm
Termination typeSURFACE MOUNT
Total number of contacts35
INTERCONNECTS
2 mm Grid
Surface Mount Headers And Sockets
Left Hand
Footprint
Series 830, 831
832, 833
Headers (830 &
832) use MM# 6218
pins. (See page 166
for details)
Right Hand
Footprint
Coplanarity .005”. For Pin Counts
> 12 Consult Tech Support
Fig. 1
Footprint
Sockets (831 & 833)
use MM# 1802
receptacles and
accept pin diameters
from .015-.025. (See
page 138 for details)
Coplanarity .005” (Single Row max 12 pins; Double
Row max 24 pins) for higher pin counts
contact tech support.
Insulators are high temp. thermoplastic.
Ordering Information
Single Row Header, Left Hand Footprint
Odd or Even # of pins
Fig. 1L
Coplanarity .005”. For Pin Counts
> 24 Consult Tech Support
830-XX-0_ _-30-001000
Specify # of pins
01-50
Single Row Header, Right Hand Footprint
Even # of pins
Fig. 2
Left Hand
Footprint
Fig. 1R
830-XX-0_ _-30-002000
Specify even # of pins
02-50
Double Row Header, Even # of pins
Fig. 2
Right Hand
Footprint
832-XX-_ _ _-30-001000
Specify even # of pins
004-100
90
40
10
SPECIFY PLATING CODE XX=
Pin Plating
Coplanarity .005”. For Pin Counts
> 12 Consult Tech Support
10μ” Au 200μ” Sn/Pb 200μ” Sn
Fig. 3
Footprint
Single Row Socket, Left Hand Footprint
Odd or Even # of pins
Fig. 3L
831-XX-0_ _-30-001000
Specify # of pins
01-50
Single Row Socket, Right Hand Footprint
Even # of pins
Fig. 3R
831-XX-0_ _-30-002000
Specify even # of pins
02-50
Double Row Socket, Even # of pins
Fig. 4
SPECIFY PLATING CODE XX=
Coplanarity .005”. For Pin Counts
> 24 Consult Tech Support
833-XX-_ _ _-30-001000
Specify even # of pins
13
30µ” Au
004-100
99
43
44
93
30µ” Au
Sleeve (Pin)
Contact (Clip)
10µ” Au 200µ” Sn/Pb 200µ”Sn/Pb 200µ”Sn 200µ”Sn
200µ”Sn/Pb
30µ” Au 200µ”Sn
Fig. 4
w w w. m i l l - m a x . c o m
74
516-922-6000
MAX7044 and MAX7033
Has anyone used these two chips? What is the data input from the DATA pin of MAX7044 through the MCU? If some binary numbers are input from the DATA pin, how will it be reflected when it is transmitte...
gaowei821029 Embedded System
TFT LCD screen display image problem
On the DE2-70 board, a picture is displayed on the TFT LCD screen through the sopc system. The LCD screen is 240*400, but part of the picture cannot be displayed. What's going on? Can any hero give me...
smartuman FPGA/CPLD
directshow camera resolution
HRESULT hr; IBaseFilter *pCap; CComPtrpCGB2;hr = pCGB2.CoCreateInstance (CLSID_CaptureGraphBuilder, NULL, CLSCTX_INPROC);IAMStreamConfig *pConfig = NULL;hr = pCGB2-FindInterface(PIN_CATEGORY_CAPTURE, ...
denniao Embedded System
2011 National Undergraduate Electronic Design Competition Questions
[i=s] This post was last edited by paulhyde on 2014-9-15 04:26 [/i]2011 National Undergraduate Electronic Design Competition Questions...
謃塰 Electronics Design Contest
I want the answer to question F of the 2012 Jiangsu National Undergraduate Electronic Design Competition. It is best to use Verilog HDL programming based on FPGA.
It is best to use Verilog hdl programming based on FPGA, design of sine wave signal source for impedance network test...
gly2009 FPGA/CPLD
What is the best tutorial for Altium Designer Winter 09?
Which book explains it more clearly and is more suitable for people who are starting from scratch? Thank you for your advice....
aabbccddee2 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2321  2288  2005  222  1432  47  41  5  29  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号