MTSW-220-10-S-D-640 datasheet, PDF

MTSW-220-10-S-D-640: DescriptionBoard Stacking Connector, 40 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, ROHS COMPLIANT; CategoryThe connector The connector; File Size404KB，2 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

MTSW-220-10-S-D-640 Overview

Board Stacking Connector, 40 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMTEC
package instruction	ROHS COMPLIANT
Reach Compliance Code	compliant
Factory Lead Time	2 weeks
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD OVER NICKEL
Contact completed and terminated	Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e3
MIL compliance	NO
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	5.08 mm
Termination type	SOLDER
Total number of contacts	40

Colorful interface: I made an interface using evc under wince. I want to ask how to make this interface colorful and the buttons colorful as well....; lafargefox Embedded System

Verilog HDL Issues: I recently wrote a Verilog code for driving an 8-bit common cathode digital tube. Since I am a beginner, I have many questions. The following is a parameter definition question. I have not solved it f...; 落日归侠 FPGA/CPLD

I saw several ADI chips used in radio and television security matrices. They are very unique. Let me introduce them to you.: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:58[/i]QXGA or 1080p video transmission [/size][/font][/color][/align][/align][align=left][align=left][color=#000000][font=Symbol][size=...; jameswangsynnex Mobile and portable

Timing Constraint Issues: When designing in timequest timing simulation, there will be setup time timing problems. I would like to ask, is it necessary to change the slack to positive to indicate that the project can run norma...; shuxueaw FPGA/CPLD

Should there be such an FPGA (CPLD) development board on the market?: A development board includes FPGA (CPLD) + microprocessor + USB PHY chip. It includes a USB port and several I/O ports. The USB is connected to the computer. The purpose of different I/O is set throug...; littleshrimp FPGA/CPLD

CC2640R2 internal Bootloader burning program: Here is a method to use the internal bootloader of the chip to burn the program. After entering the boot mode, you can use the ordinary serial interface to boot the firmware, erase and program the FLA...; 火辣西米秀 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components