EEWORLDEEWORLDEEWORLD

Part Number

Search

857182

Description
710/740 MHz SAW Duplexer
File Size714KB,9 Pages
ManufacturerTriQuint Semiconductor Inc. (Qorvo)
Websitehttp://www.triquint.com
Download Datasheet Compare View All

857182 Online Shopping

Suppliers Part Number Price MOQ In stock  
857182 - - View Buy Now

857182 Overview

710/740 MHz SAW Duplexer

857182
710/740 MHz SAW Duplexer
Applications
For Band 17 LTE applications
LTE B17, data cards, mobile routers, repeaters
For Base Station applications
CSP-10KT, 2.5 x 2.00 x 0.56 mm
Product Features
High Rejection in Band 17
Usable bandwidth 12 MHz
High Uplink-Downlink Isolation
Low loss
High attenuation
Single-ended Downlink and Uplink operation
Ceramic chip-scale Hermetic Package (CSP)
Small Size: 2.5 x 2.00 x 0.56 mm
Hermetic RoHS compliant, Pb-free
Functional Block Diagram
7
8
1
Top View
6
5
4
2
3
General Description
The 857182 is a high-performance Surface Acoustic
Wave (SAW) duplexer designed to meet the strict LTE
requirements for use in Band 17.
857182 is specifically designed to meet the high
performance expectations of insertion loss, isolation
and rejection in LTE systems operating in B17
applications under all operating condition.
The 857182 uses common packaging techniques to
achieve the industry standard 2.5 x 2.0 mm footprint.
The duplexer exhibits excellent power handling
capabilities.
Pin Configuration - Single Ended
Pin No.
1
3
6
2,4,5,7,8,,9
Label
Downlink
Uplink
Ant/Phase Inductor
Ground
Ordering Information
Part No.
857182
857182-EVB
Description
Packaged Part
Evaluation board description
Standard T/R size = 10,000 units/reel
Data Sheet: Rev A 09-18-2014
© 2014 TriQuint
-
1 of 9
-
Disclaimer: Subject to change without notice

857182 Related Products

857182 857182-EVB 857182_15
Description 710/740 MHz SAW Duplexer 710/740 MHz SAW Duplexer 710/740 MHz SAW Duplexer
What are your plans for the 8-day Mid-Autumn Festival and National Day holiday?
RT, what are everyone's plans? Going home? Traveling? :lol I think no one will need to work overtime if they just stay at home:funk:...
sint27 Talking
Finally got into the company I like, and it was my first time to distribute my salary!!!
Finally got into the company I like, and it was my first time to distribute my salary!!!...
超超真 Embedded System
WinCE starts slowly
It will take a long time after Log2Phys: Logical 0x500 -> Physical 0x900 to reach System ready!...
Alan1987 Embedded System
[FPGA Tips] How fast is three-level logic? How to calculate?
wHow fast is 3- level logic? wThe wiring delay can be roughly estimated to be equal to the logic delay—The latency of the slice below is Tilo , the latency from F, G through the LUT outputTCKO, clock-...
eeleader FPGA/CPLD
Verilog Syntax Summary
1: Basic variables in Verilog are wire net type and register type. Wire net type variables are synthesized into wires, while registers may be synthesized into wires, latches, and flip-flops. 2: Mappin...
eeleader FPGA/CPLD
Is everyone busy lately?
No new opinions were expressed....
eeleader Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 412  548  2008  1112  2673  9  12  41  23  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号