EEWORLDEEWORLDEEWORLD

Part Number

Search

FYQ-2541AX-24

Description
0.25Inch (6.20mm) digit height Four Digits Display
File Size379KB,5 Pages
ManufacturerFORYARD
Websitehttp://www.foryard.com
Download Datasheet View All

FYQ-2541AX-24 Overview

0.25Inch (6.20mm) digit height Four Digits Display

Model No.
Rev.
FYQ-2541A/BX-XX
A
PRODUCT SPECIFICATION
Model No.:FYQ-2541A/BX-XX
Descriptions & Features:
■0.25Inch
(6.20mm) digit height Four Digits Display
■Case
mold type.
■RoHS
compliant.
■Low
current operation
■Low
power consumption.
■Easy
mounting on P.C. board or socket.
CUSTOMER APPROVED
SIGNATURES
APPROVED BY
CHECKED BY
PREPARED BY
NINGBO FORYARD OPTOELECTRONICS CO.,LTD
Add:NO.115
Qixin Road Ningbo Zhejiang China
Tel:
0086-574-87933652 87927870 87922206
Fax:
0086-574-87927917
E-mail:Sales@foryard.com
( General)
Zip:315051
Http://www.foryard.com
Http://www.foryard.com
Page:
1/5
EEWORLD University ---- Basics of Power Technology - Ding Jingzhu
Fundamentals of Power Technology - Ding Jingzhu : https://training.eeworld.com.cn/course/3691...
hi5 Power technology
Is there any AHD to USB automatic resolution recognition?
AHD to USB UVC acquisition solution, independently developed: CH5608 USB video acquisition chip, supports audio input. Coaxial HD to USB Signal Converter 1. Support all video formats AHD/CVI/TVI/AV. (...
hlws001 Industrial Control Electronics
How to confirm that the computer parallel port is working properly?
I have connected the MSP-FET430P140 emulation system, but the FET device is not recognized. Is it a problem with the parallel port?...
272464817 Microcontroller MCU
DSP generates bin file method
Change "${ProjName}.out" to "${ProjName}.bin" and recompile....
火辣西米秀 DSP and ARM Processors
Help solve this problem! ! ! !
This is part of the prompt information after my program is compiled! ! ! I want to know what the two prompts of memory usage information mean and what is the difference between the two. Thank you! ! !...
ruohanlee Microcontroller MCU
Problems encountered when using FPGA to connect external chips directly
Background introduction: The hardware architecture is FPGA+DSP. The DSP pin signals wen, rdn, and cs are connected to the external RAM through FPGA IO. The purpose of this is to allow FPGA to access D...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2719  1178  2503  1219  2486  55  24  51  25  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号