531UC266M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531UC266M000DGR

531UC266M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 266MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UC266M000DGR Overview

CMOS/TTL Output Clock Oscillator, 266MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UC266M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	266 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Power amplifier for home theater

AM receiver circuit for frequency range 0.5 to 1.5MHz

Voltage stabilization circuit diagram with full bridge isolation

AC voltage stabilizing circuit

555 electric fan intermittent power supply socket circuit

PI regulator schematic diagram

[Repost] Technology makes the classroom more interesting: He made his trillion-dollar project free...: [i=s] This post was last posted by Aguilera on 2015-9-18 07:36 Edit[/i] [align=left][size=3][color=#2F2F2F][font=宋体]I saw a good article and shared it with you. [/font][/color][/size][/align][align=le...; Aguilera Talking

DM9000 driver problem under wince5.0 (urgent) please help: Very depressed. Originally there were two BSPs, one eboot channel (5.0 BSP) and one USB channel (4.2 BSP). However, after the first one entered the system, DM9000 was not connected, while the second D...; jinwancai Embedded System

Original: GCC AVR: [align=center][font=Tahoma][size=5][b]Details of GCC AVR Introduction[/b][/size][/font][/align][align=center][b][font=Tahoma][size=5][/size][/font][/b][/align][align=center][b][font=Tahoma][size=5][/s...; losingamong Microchip MCU

GPIO simulation timing to achieve the problem of reading and writing smart cards (small cards): I recently received a job that required me to use the gpio port to read and write smart cards. I have been debugging for a few days but still have no idea. I hope you can support me. Let me first intr...; ahongye Embedded System

Help with C8051F300 MCU issues: I want C8051F300, but the C8051F series microcontrollers seem to be more troublesome. The ports need to be configured. Until now, the ports have not been adjusted. I can't even turn on the LED light. ...; 面包所长 MCU

[Problem Feedback] Error and warning message issues in TangDynasty ChipWatcher: If there are errors or warnings during the use or compilation of TangDynasty, the corresponding information will be displayed through the Error or Warning at the bottom, and there will be a correspond...; littleshrimp Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components