EEWORLDEEWORLDEEWORLD

Part Number

Search

UPD4481322GF-C50-A

Description
256KX32 ZBT SRAM, 3.2ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, LQFP-100
Categorystorage    storage   
File Size224KB,40 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric View All

UPD4481322GF-C50-A Overview

256KX32 ZBT SRAM, 3.2ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, LQFP-100

UPD4481322GF-C50-A Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
MakerRenesas Electronics Corporation
Parts packaging codeQFP
package instructionLQFP,
Contacts100
Reach Compliance Codeunknown
ECCN code3A991.B.2.A
Maximum access time3.2 ns
JESD-30 codeR-PQFP-G100
JESD-609 codee6
length20 mm
memory density8388608 bit
Memory IC TypeZBT SRAM
memory width32
Number of functions1
Number of terminals100
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256KX32
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Package shapeRECTANGULAR
Package formFLATPACK, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.7 mm
Maximum supply voltage (Vsup)2.625 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN BISMUTH
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
PRELIMINARY DATA SHEET
MOS INTEGRATED CIRCUIT
µ
PD4481162, 4481182, 4481322, 4481362
8M-BIT ZEROSB
TM
SRAM
PIPELINED OPERATION
Description
The
µ
PD4481162 is a 524,288-word by 16-bit, the
µ
PD4481182 is a 524,288-word by 18-bit, the
µ
PD4481322 is a
262,144-word by 32-bit and the
µ
PD4481362 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with
advanced CMOS technology using full CMOS six-transistor memory cell.
The
µ
PD4481162,
µ
PD4481182,
µ
PD4481322 and
µ
PD4481362 are optimized to eliminate dead cycles for read to
write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit
burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the
single clock input (CLK).
The
µ
PD4481162,
µ
PD4481182,
µ
PD4481322 and
µ
PD4481362 are suitable for applications which require
synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory.
ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”).
In the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal
operation.
The
µ
PD4481162,
µ
PD4481182,
µ
PD4481322 and
µ
PD4481362 are packaged in 100-pin PLASTIC LQFP with a 1.4
mm package thickness or 165-pin TAPE FBGA for high density and low capacitive loading.
Features
Low voltage core supply (A version : V
DD
= 3.3 ± 0.165V, C version : V
DD
= 2.5 ± 0.125V)
Synchronous operation
100 percent bus utilization
Internally self-timed write control
Burst read / write : Interleaved burst and linear burst sequence
Fully registered inputs and outputs for pipelined operation
All registers triggered off positive clock edge
3.3V or 2.5V LVTTL Compatible : All inputs and outputs
Fast clock access time : 3.2 ns (200 MHz), 3.5 ns (167 MHz) , 4.2 ns (133 MHz)
Asynchronous output enable : /G
Burst sequence selectable : MODE
Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
Separate byte write enable : /BW1 - /BW4 (
µ
PD4481322 and
µ
PD4481362), /BW1 - /BW2 (
µ
PD4481162 and
µ
PD4481182)
Three chip enables for easy depth expansion
Common I/O using three state outputs
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. M15562EJ1V0DS00 (1st edition)
Date Published June 2001 NS CP(K)
Printed in Japan
©
2001
Fuman Electronics responded to a real-name report and said it had no direct supply relationship
On August 12, LED display manufacturer Lanpu Video reported Fuman Electronics under its real name for allegedly abusing its market dominance to monopolize the relevant chip market.Image source: Screen...
eric_wang Talking
2016 New Electronics——ELMOS
...
lemonade815 Automotive Electronics
Electronic dog solution sharing
If you need any help, please send an email to [email]alex.huang@skylab.com.cn[/email]...
skylabgps Automotive Electronics
How do I determine whether a bit of data is 1 or 0?
[code] temp1=temp&0x8000; if(temp1==0x8000) { d0=1; } else { d0=0; }[/code] I currently write it like this, but it feels a bit wasteful. Should I use bit t=temp^16?...
wangqinlong2009 Embedded System
Power IC-78 Series Data (Chinese)
Power IC-78 Series Data (Chinese)...
tonytong Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2794  2310  930  496  2723  57  47  19  10  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号