UPD4481162GF-A75-A datasheet, PDF

Datasheet> All Categories > storage> storage> UPD4481162GF-A75-A

UPD4481162GF-A75-A: DescriptionZBT SRAM, 512KX16, 4.2ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, LQFP-100; Categorystorage storage; File Size404KB，28 Pages; ManufacturerNEC Electronics

Download Datasheet Parametric View All

UPD4481162GF-A75-A Overview

ZBT SRAM, 512KX16, 4.2ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, LQFP-100

UPD4481162GF-A75-A Parametric

Parameter Name	Attribute value
Maker	NEC Electronics
Parts packaging code	QFP
package instruction	LQFP,
Contacts	100
Reach Compliance Code	unknown
ECCN code	3A991.B.2.A
Maximum access time	4.2 ns
Other features	PIPELINED ARCHITECTURE
JESD-30 code	R-PQFP-G100
JESD-609 code	e6
length	20 mm
memory density	8388608 bit
Memory IC Type	ZBT SRAM
memory width	16
Number of functions	1
Number of terminals	100
word count	524288 words
character code	512000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	512KX16
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.7 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN BISMUTH
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm

Preview

Download Datasheet

View All

DATA SHEET

MOS INTEGRATED CIRCUIT

PD4481162, 4481182, 4481322, 4481362

8M-BIT ZEROSB

SRAM

PIPELINED OPERATION

Description

The

PD4481162 is a 524,288-word by 16-bit, the

PD4481182 is a 524,288-word by 18-bit, the

PD4481322 is a

262,144-word by 32-bit and the

PD4481362 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with

advanced CMOS technology using full CMOS six-transistor memory cell.

The

PD4481162,

PD4481182,

PD4481322 and

PD4481362 are optimized to eliminate dead cycles for read to

write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit

burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the

single clock input (CLK).

The

PD4481162,

PD4481182,

PD4481322 and

PD4481362 are suitable for applications which require

synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”).

In the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal

operation.

The

PD4481162,

PD4481182,

PD4481322 and

PD4481362 are packaged in 100-pin PLASTIC LQFP with a 1.4

mm package thickness for high density and low capacitive loading.

Features

•

Low voltage core supply : V

= 3.3 ± 0.165 V (-A44, -A50, -A60, -A75, -A44Y, -A50Y, -A60Y, -A75Y)

= 2.5 ± 0.125 V (-C60, -C75, -C60Y, -C75Y)

•

Synchronous operation

•

Operating temperature : T

= 0 to 70

°C

(-A44, -A50, -A60, -A75, -C60, -C75)

−40

+85 °C

(-A44Y, -A50Y, -A60Y, -A75Y, -C60Y, -C75Y)

•

100 percent bus utilization

•

Internally self-timed write control

•

Burst read / write : Interleaved burst and linear burst sequence

•

Fully registered inputs and outputs for pipelined operation

•

All registers triggered off positive clock edge

•

3.3V or 2.5V LVTTL Compatible : All inputs and outputs

•

Fast clock access time : 2.8 ns (225 MHz), 3.2 ns (200 MHz), 3.5 ns (167 MHz) , 4.2 ns (133 MHz)

•

Asynchronous output enable : /G

•

Burst sequence selectable : MODE

•

Sleep mode : ZZ (ZZ = Open or Low : Normal operation)

•

Separate byte write enable : /BW1 to /BW4 (

PD4481322 and

PD4481362)

/BW1 and /BW2 (

PD4481162 and

PD4481182)

•

Three chip enables for easy depth expansion

•

Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics

sales representative for availability and additional information.

Document No. M15562EJ3V0DS00 (3rd edition)

Date Published December 2002 NS CP(K)

Printed in Japan

The mark

shows major revised points.

2001

Recommended Resources

CB85-10 type leakage protector circuit

Modified voltage stabilized power supply diagram

Bidirectional thyristor zero-crossing switch circuit diagram

STK4161-2 power amplifier circuit

Circuit diagram: 8051

845E computer motherboard circuit diagram_20

2014 Undergraduate Electronics Competition: The 2014 National Undergraduate Electronic Competition Questions, screenshots are from the attachment, welcome to download...; 云南白药123 Electronics Design Contest

strmiids.lib, dmoguids.lib libraries cannot be found?: Environment: EVC4+SP4 PB5.0 Problem: Use Directshow, include header files,These header files use the library files strmiids.lib and dmoguids.lib. The error message is canno open file srmiids.lib and d...; ttsurvive Embedded System

Where to find the north? ---Original: Where to find the north? ---Original...; geyin Talking

nanoPower technology: Extend battery life and improve sensor performance. Registration for the January 20 seminar is open~: MAXIM invites you to an appointment nanoPower Technology: Extending Battery Life and Improving Sensor Performance Wednesday, January 20, 2021 10:00 AM WebinarClick here to registerSeminar time: 10:00-...; EEWORLD社区 Power technology

About the crystal oscillator problem: Recently, I used a microcontroller... UPSD3254A from ST, which is compatible with 51 instructions, but with many additional functions. Now it uses a 40M crystal. Originally, the microcontroller X1 and...; 单片机 Embedded System

Help: LED gradient, delay problem in program: The following program controls the LED to gradually light up and dim. The current phenomenon is: after the first light gradually lights up and dims, the second light starts to light up and dim. What I...; esobao MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components