EEWORLDEEWORLDEEWORLD

Part Number

Search

IRHN3130

Description
Power Field-Effect Transistor, 14A I(D), 100V, 0.2ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, HERMETIC SEALED, CERAMIC, SMD1, 3 PIN
CategoryDiscrete semiconductor    The transistor   
File Size460KB,12 Pages
ManufacturerInfineon
Websitehttp://www.infineon.com/
Download Datasheet Parametric Compare View All

IRHN3130 Overview

Power Field-Effect Transistor, 14A I(D), 100V, 0.2ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, HERMETIC SEALED, CERAMIC, SMD1, 3 PIN

IRHN3130 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerInfineon
package instructionHERMETIC SEALED, CERAMIC, SMD1, 3 PIN
Reach Compliance Codecompliant
ECCN codeEAR99
Avalanche Energy Efficiency Rating (Eas)160 mJ
Shell connectionDRAIN
ConfigurationSINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage100 V
Maximum drain current (ID)14 A
Maximum drain-source on-resistance0.2 Ω
FET technologyMETAL-OXIDE SEMICONDUCTOR
JESD-30 codeR-CBCC-N3
JESD-609 codee0
Number of components1
Number of terminals3
Operating modeENHANCEMENT MODE
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeRECTANGULAR
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typeN-CHANNEL
Maximum pulsed drain current (IDM)56 A
Certification statusNot Qualified
surface mountYES
Terminal surfaceTIN LEAD
Terminal formNO LEAD
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
transistor applicationsSWITCHING
Transistor component materialsSILICON
PD - 90821C
RADIATION HARDENED
POWER MOSFET
SURFACE MOUNT (SMD-1)
Product Summary
Part Number Radiation Level
IRHN7130
100K Rads (Si)
IRHN3130
300K Rads (Si)
IRHN4130
600K Rads (Si)
IRHN8130
1000K Rads (Si)
R
DS(on)
0.18Ω
0.18Ω
0.18Ω
0.18Ω
I
D
14A
14A
14A
14A
IRHN7130
100V, N-CHANNEL
RAD Hard HEXFET
TECHNOLOGY
™
®
SMD-1
International Rectifier’s RADHard HEXFET
®
technol-
ogy provides high performance power MOSFETs for
space applications. This technology has over a de-
cade of proven performance and reliability in satellite
applications. These devices have been character-
ized for both Total Dose and Single Event Effects (SEE).
The combination of low Rdson and low gate charge
reduces the power losses in switching applications
such as DC to DC converters and motor control. These
devices retain all of the well established advantages
of MOSFETs such as voltage control, fast switching,
ease of paralleling and temperature stability of elec-
trical parameters.
Features:
!
!
!
!
!
!
!
!
!
!
Single Event Effect (SEE) Hardened
Low R
DS(on)
Low Total Gate Charge
Proton Tolerant
Simple Drive Requirements
Ease of Paralleling
Hermetically Sealed
Ceramic Package
Light Weight
Surface Mount
Absolute Maximum Ratings
Parameter
ID @ VGS = 12V, TC = 25°C
ID @ VGS = 12V, TC = 100°C
IDM
PD @ TC = 25°C
VGS
EAS
IAR
EAR
dv/dt
TJ
TSTG
Continuous Drain Current
Continuous Drain Current
Pulsed Drain Current
Max. Power Dissipation
Linear Derating Factor
Gate-to-Source Voltage
Single Pulse Avalanche Energy
Avalanche Current
Repetitive Avalanche Energy
Peak Diode Recovery dv/dt
Operating Junction
Storage Temperature Range
Package Mounting Surface Temperature
Weight
For footnotes refer to the last page
14
9.0
56
75
0.60
±20
160
14
7.5
5.5
-55 to 150
Pre-Irradiation
Units
A
W
W/°C
V
mJ
A
mJ
V/ns
o
C
300 ( for 5s)
2.6(Typical )
g
www.irf.com
1
8/13/01

IRHN3130 Related Products

IRHN3130 IRHN8130 IRHN4130
Description Power Field-Effect Transistor, 14A I(D), 100V, 0.2ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, HERMETIC SEALED, CERAMIC, SMD1, 3 PIN Power Field-Effect Transistor, 14A I(D), 100V, 0.2ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, HERMETIC SEALED, CERAMIC, SMD1, 3 PIN Power Field-Effect Transistor, 14A I(D), 100V, 0.2ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, HERMETIC SEALED, CERAMIC, SMD1, 3 PIN
Is it Rohs certified? incompatible incompatible incompatible
Maker Infineon Infineon Infineon
package instruction HERMETIC SEALED, CERAMIC, SMD1, 3 PIN HERMETIC SEALED, CERAMIC, SMD1, 3 PIN HERMETIC SEALED, CERAMIC, SMD1, 3 PIN
Reach Compliance Code compliant not_compliant not_compliant
ECCN code EAR99 EAR99 EAR99
Avalanche Energy Efficiency Rating (Eas) 160 mJ 160 mJ 160 mJ
Shell connection DRAIN DRAIN DRAIN
Configuration SINGLE WITH BUILT-IN DIODE SINGLE WITH BUILT-IN DIODE SINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage 100 V 100 V 100 V
Maximum drain current (ID) 14 A 14 A 14 A
Maximum drain-source on-resistance 0.2 Ω 0.2 Ω 0.2 Ω
FET technology METAL-OXIDE SEMICONDUCTOR METAL-OXIDE SEMICONDUCTOR METAL-OXIDE SEMICONDUCTOR
JESD-30 code R-CBCC-N3 R-CBCC-N3 R-CBCC-N3
JESD-609 code e0 e0 e0
Number of components 1 1 1
Number of terminals 3 3 3
Operating mode ENHANCEMENT MODE ENHANCEMENT MODE ENHANCEMENT MODE
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form CHIP CARRIER CHIP CARRIER CHIP CARRIER
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Polarity/channel type N-CHANNEL N-CHANNEL N-CHANNEL
Maximum pulsed drain current (IDM) 56 A 56 A 56 A
Certification status Not Qualified Not Qualified Not Qualified
surface mount YES YES YES
Terminal surface TIN LEAD Tin/Lead (Sn/Pb) TIN LEAD
Terminal form NO LEAD NO LEAD NO LEAD
Terminal location BOTTOM BOTTOM BOTTOM
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
transistor applications SWITCHING SWITCHING SWITCHING
Transistor component materials SILICON SILICON SILICON
STM32F407 SPI Help
I haven't been to the forum for a long time. Today I came to ask for your help. I have another problem and I need help from netizens. I use STM32F407 chip and SPI communication. Now the program is stu...
newnew0601 ARM Technology
What gate circuit chip is TI JM38510/12908BPA?
I recently went to a friend's house to help him move. My friend gave me a few JM38510/12908BPA to play with. When I went home and checked the specification, I had no idea what gate circuit chip it was...
benny512 Analog electronics
About the matching resistor of non-volatile memory interface
I have seen some designs add matching resistors of around 50 ohms at memory interfaces such as SRAM and SDRAM.It can be seen as reducing overshoot and sitting phenomenon, but there are also many desig...
wstt PCB Design
PIC Delay Program
I have visited many forums and read many posts, but never replied to any of them. However, eeworld is the first place that makes me want to reply. So I decided to settle down here. Here are two small ...
zhang223 Microchip MCU
What a bummer! Is it because of piracy? The IAR f5529 header file is missing some macro definitions
#define RTCCTL0 RTCCTL01_L /* Real Time Clock Control 0 */ #define RTCCTL1 RTCCTL01_H /* Real Time Clock Control 1 */ #define RTCCTL2 RTCCTL23_L /* Real Time Clock Control 2 */ #define RTCCTL3 RTCCTL2...
电子太 Microcontroller MCU
National Electronic Design Competition about AD9850 and related materials
[i=s]This post was last edited by paulhyde on 2014-9-15 03:35[/i] Thank you all for your hard work!...
amao_219 Electronics Design Contest

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 118  2391  482  1850  1746  3  49  10  38  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号