OPA743UA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> OPA743UA

OPA743UA: Description12V, 7MHz, CMOS Rail-to-Rail I/O Operational Amplifier 8-SOIC -40 to 85; CategoryAnalog mixed-signal IC Amplifier circuit; File Size834KB，16 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance; Related ProductsFound1parts with similar functions to OPA743UA

Stay tuned Parametric Compare

OPA743UA Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	OPA743UA	-	-	View	Buy Now

OPA743UA Overview

12V, 7MHz, CMOS Rail-to-Rail I/O Operational Amplifier 8-SOIC -40 to 85

OPA743UA Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	SOIC
package instruction	SOP, SOP8,.25
Contacts	8
Reach Compliance Code	compli
ECCN code	EAR99
Factory Lead Time	1 week
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.00001 µA
Maximum bias current (IIB) at 25C	0.00001 µA
Minimum Common Mode Rejection Ratio	66 dB
Nominal Common Mode Rejection Ratio	84 dB
frequency compensation	YES
Maximum input offset current (IIO)	0.00001 µA
Maximum input offset voltage	7000 µV
JESD-30 code	R-PDSO-G8
JESD-609 code	e4
length	4.9 mm
low-bias	YES
low-dissonance	NO
micropower	NO
Humidity sensitivity level	2
Negative supply voltage upper limit	-6.6 V
Nominal Negative Supply Voltage (Vsup)	-5 V
Number of functions	1
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TUBE
Peak Reflow Temperature (Celsius)	260
power	NO
power supply	+-1.75/+-6/3.5/12 V
Programmable power	NO
Certification status	Not Qualified
Maximum seat height	1.75 mm
Nominal slew rate	10 V/us
Maximum slew rate	1 mA
Supply voltage upper limit	6.6 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	7000 kHz
Minimum voltage gain	19950
broadband	NO
width	3.91 mm

OPA743UA Related Products

	OPA743UA	OPA2743PA	OPA2743UA	OPA4743UA	OPA743PA
Description	12V, 7MHz, CMOS Rail-to-Rail I/O Operational Amplifier 8-SOIC -40 to 85	Operational Amplifiers - Op Amps 12V 7MHz R-to-R I/O Dual	12V, 7MHz, Rail-to-Rail I/O Dual Operational Amplifier 8-SOIC -40 to 85	12V, 7MHz, CMOS Rail-to-Rail I/O Quad Operational Amplifier 14-SOIC -40 to 85	Operational Amplifiers - Op Amps 12V 7MHz CMOS Rail-to-Rail I/O
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to
Parts packaging code	SOIC	DIP	SOIC	SOIC	DIP
package instruction	SOP, SOP8,.25	DIP, DIP8,.3	SOP, SOP8,.25	SOP, SOP14,.25	DIP, DIP8,.3
Contacts	8	8	8	14	8
Reach Compliance Code	compli	compli	compli	compli	compli
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99
Factory Lead Time	1 week	1 week	1 week	1 week	1 week
Amplifier type	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.00001 µA	0.00001 µA	0.00001 µA	0.00001 µA	0.00001 µA
Maximum bias current (IIB) at 25C	0.00001 µA	0.00001 µA	0.00001 µA	0.00001 µA	0.00001 µA
Nominal Common Mode Rejection Ratio	84 dB	84 dB	84 dB	84 dB	84 dB
frequency compensation	YES	YES	YES	YES	YES
Maximum input offset voltage	7000 µV	7000 µV	7000 µV	7000 µV	7000 µV
JESD-30 code	R-PDSO-G8	S-PDIP-T8	R-PDSO-G8	R-PDSO-G14	R-PDIP-T8
JESD-609 code	e4	e4	e4	e4	e4
length	4.9 mm	9.81 mm	4.9 mm	8.65 mm	9.81 mm
low-bias	YES	YES	YES	YES	YES
low-dissonance	NO	NO	NO	NO	NO
micropower	NO	NO	NO	NO	NO
Negative supply voltage upper limit	-6.6 V	-6.6 V	-6.6 V	-6.6 V	-6.6 V
Nominal Negative Supply Voltage (Vsup)	-5 V	-5 V	-5 V	-5 V	-5 V
Number of functions	1	2	2	4	1
Number of terminals	8	8	8	14	8
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	DIP	SOP	SOP	DIP
Encapsulate equivalent code	SOP8,.25	DIP8,.3	SOP8,.25	SOP14,.25	DIP8,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	IN-LINE
method of packing	TUBE	TUBE	TUBE	TUBE	TUBE
Peak Reflow Temperature (Celsius)	260	NOT SPECIFIED	260	260	NOT SPECIFIED
power	NO	NO	NO	NO	NO
power supply	+-1.75/+-6/3.5/12 V	+-1.75/+-6/3.5/12 V	+-1.75/+-6/3.5/12 V	+-1.75/+-6/3.5/12 V	+-1.75/+-6/3.5/12 V
Programmable power	NO	NO	NO	NO	NO
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.75 mm	5.08 mm	1.75 mm	1.75 mm	5.08 mm
Nominal slew rate	10 V/us	10 V/us	10 V/us	10 V/us	10 V/us
Maximum slew rate	1 mA	3.4 mA	1 mA	6.8 mA	1.7 mA
Supply voltage upper limit	6.6 V	6.6 V	6.6 V	6.6 V	6.6 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	YES	YES	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	THROUGH-HOLE	GULL WING	GULL WING	THROUGH-HOLE
Terminal pitch	1.27 mm	2.54 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	7000 kHz	7000 kHz	7000 kHz	7000 kHz	7000 kHz
Minimum voltage gain	19950	19950	19950	19950	19950
broadband	NO	NO	NO	NO	NO
width	3.91 mm	7.62 mm	3.9 mm	3.9 mm	7.62 mm
Is it lead-free?	Lead free	-	Lead free	Lead free	Contains lead
Maker	Texas Instruments	Texas Instruments	Texas Instruments	-	Texas Instruments
Minimum Common Mode Rejection Ratio	66 dB	-	66 dB	60 dB	60 dB
Maximum input offset current (IIO)	0.00001 µA	-	0.00001 µA	0.00001 µA	-
Humidity sensitivity level	2	-	2	1	-

Recommended Resources

Amplification area, saturation area and cut-off area of triode

CMOS integrated circuit level indication circuit

Voice controlled electronic music toy circuit

AH800 control application circuit diagram b

±15V tracking regulated power supply part 5

Converts current output type D/A into voltage (DAC0800)

OPA743UA Similar Products

Part Number	Manufacturer	Description
OPA743UAG4	Texas Instruments(德州仪器)	12V, 7MHz, CMOS Rail-to-Rail I/O Operational Amplifier 8-SOIC -40 to 85

[Late night help] About the configuration of PLL in EP2C8: [Late night help] About the configuration of PLL in EP2C8There is no other way out.It's already 3:30. I've been troubled by a problem for a long time.Configure PLL Direct Instantiation GenerationThe i...; bighead FPGA/CPLD

Highlights of the 2016-2017 Power Supply Design Seminar: [align=left][size=3]Reprinted from: [font=normal 宋体, Arial, Helvetica, sans-serif][color=#000000]deyisupport[/color][/font][/size][/align][align=left][size=3]Author: Brian King[/size][/align][align=ce...; okhxyyo Analogue and Mixed Signal

Parameter settings: StartFragmentTheoretical parameter calculation: Take C0=C1=C2=0.01uF. Then the reference resistance R0= . Quality factor Q=fo/BW. When f0=500hz,Q=10,Au=4.5 . The resistor values are:R1=QR0/Au = 70.7K ...; feiyun Analog electronics

What does “|=” mean in C language?: By the way, please explain what these two sentences mean P1DIR |= BIT0; P1OUT |= BIT0; Thank you all!!...; 1372794486 Microcontroller MCU

How is this stack initialization code in the startup code executed?: I know that the vector table editing code in the startup code is placed at the starting address of the ROM, that is, after compilation, it is executed at address 0.How is the stack initialization code...; xinbako Embedded System

USB Blaster Download Cable Production (Most Complete): The production of USB Blaster download cable, for your reference...; jqjszxd FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components