QS54FCT1280ATHB datasheet, PDF

QS54FCT1280ATHB: DescriptionParity Generator/Checker, FCT Series, 9-Bit, Complementary Output, CMOS, CDSO20,; Categorylogic logic; File Size303KB，6 Pages; ManufacturerQuality Semiconductor Inc

Download Datasheet Parametric View All

QS54FCT1280ATHB Overview

Parity Generator/Checker, FCT Series, 9-Bit, Complementary Output, CMOS, CDSO20,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Quality Semiconductor Inc
package instruction	SSOP, SSOP20,.25
Reach Compliance Code	unknown
Other features	ODD/EVEN PARITY GENERATOR; OPTIONAL REGISTERED COMPLEMENTARY OUTPUTS
series	FCT
JESD-30 code	R-CDSO-G20
JESD-609 code	e0
Load capacitance (CL)	50 pF
Logic integrated circuit type	PARITY GENERATOR/CHECKER
Number of digits	9
Number of functions	1
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	SSOP
Encapsulate equivalent code	SSOP20,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
propagation delay (tpd)	9 ns
Certification status	Not Qualified
Filter level	38535Q/M;38534H;883B
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED

The second wave of prizes is out! ! ! Thank you everyone, thank you EEWORLD: A small surprise on the first day of work after the Mid-Autumn Festival, I received the second prize from EEWORLD, the stm32f746. I was really excited. . . . The first prize was the 10th anniversary d...; RF-刘海石 Talking

Using the Quartus II Timequest Timing Analyzer to Constrain and Analyze Designs: Using the Quartus II Timequest Timing Analyzer to Constrain and Analyze Designs...; 雷北城 FPGA/CPLD

NV2+GW1N+STM32 infrared thermal imaging data display: [i=s]This post was last edited by littleshrimp on 2022-1-10 12:20[/i]In order to display the thermal imaging data on STM32, the last plan was to use GW1N to convert the parallel data of DS90C124 into ...; littleshrimp Domestic Chip Exchange

Do you know the RS485 interface of MSP430F149?: [p=18, null, left][color=rgb(0, 0, 0)][font=Verdana, Arial, Helvetica, sans-serif][size=3]1. Brief Introduction[/size][/font][/color][/p][p=18, null, left][color=rgb(0, 0, 0)][font=Verdana, Arial, Hel...; fish001 Microcontroller MCU

Please help me find out what is wrong with this simulation excitation: 0; LIBRARY IEEE; USE IEEE.Std_Logic_1164.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY ADSIGNAL IS PORT( ADcode: OUT Std_Logic_Vector(15 downto 0); CLKin: BUFFER Std_Logic; Flagreset: OUT Std_Logic); C...; pbabca FPGA/CPLD

【Help】Soft serial port communication problem!!: I simulated the serial port with my own software, using 1121.I sent 24, but the host received 24 FF. I traced the program and saw that it received 24 for the first time, and then received FF.I used th...; hxft Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components