EEWORLDEEWORLDEEWORLD

Part Number

Search

EC2645TTS-24.000MTR

Description
CRYSTAL OSCILLATOR, CLOCK, 24MHz, LVCMOS OUTPUT, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size214KB,7 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance
Download Datasheet Parametric View All

EC2645TTS-24.000MTR Overview

CRYSTAL OSCILLATOR, CLOCK, 24MHz, LVCMOS OUTPUT, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN

EC2645TTS-24.000MTR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerECLIPTEK
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
maximum descent time5 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency24 MHz
Maximum operating temperature70 °C
Minimum operating temperature-10 °C
Oscillator typeLVCMOS
Output load30 pF
physical size7.0mm x 5.0mm x 1.6mm
longest rise time5 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)

EC2645TTS-24.000MTR Preview

EC2645TTS-24.000M TR
EC26 45
Series
Quartz Crystal Clock Oscillators XO (SPXO) LVCMOS
(CMOS) 3.3Vdc 4 Pad 5.0mm x 7.0mm Ceramic
Surface Mount (SMD)
Frequency Tolerance/Stability
±50ppm Maximum
Operating Temperature Range
-10°C to +70°C
T TS -24.000M TR
Packaging Options
Tape & Reel
Nominal Frequency
24.000MHz
Pin 1 Connection
Tri-State (High Impedance)
Duty Cycle
50 ±5(%)
ELECTRICAL SPECIFICATIONS
Nominal Frequency
Frequency Tolerance/Stability
24.000MHz
±50ppm Maximum (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the
Operating Temperature Range, Supply Voltage Change, Ouput Load Change, First Year Aging at 25°C,
Shock, and Vibration)
±5ppm/year Maximum
-10°C to +70°C
3.3Vdc ±10%
10mA Maximum
90% of Vdd Minimum (IOH=-8mA)
10% of Vdd Maximum (IOL=+8mA)
5nSec Maximum (w/15pF Load), 7nSec Maximum (w/30pF Load) (Measured at 20% to 80% of waveform)
50 ±5(%) (Measured at 50% of waveform)
30pF Maximum
CMOS
Tri-State (High Impedance)
+0.7Vdd Minimum or No Connect to Enable Output, +0.3Vdd Maximum to Disable Output (High
Impedance)
10µA Maximum (Disabled Output: High Impedance)
1pSec Maximum (12kHz to 20MHz offset frequency)
10mSec Maximum
-55°C to +125°C
Aging at 25°C
Operating Temperature Range
Supply Voltage
Input Current
Output Voltage Logic High (Voh)
Output Voltage Logic Low (Vol)
Rise/Fall Time
Duty Cycle
Load Drive Capability
Output Logic Type
Pin 1 Connection
Tri-State Input Voltage (Vih and Vil)
Standby Current
RMS Phase Jitter
Start Up Time
Storage Temperature Range
ENVIRONMENTAL & MECHANICAL SPECIFICATIONS
ESD Susceptibility
Fine Leak Test
Flammability
Gross Leak Test
Mechanical Shock
Moisture Resistance
Moisture Sensitivity
Resistance to Soldering Heat
Resistance to Solvents
Solderability
Temperature Cycling
Vibration
MIL-STD-883, Method 3015, Class 1, HBM: 1500V
MIL-STD-883, Method 1014, Condition A
UL94-V0
MIL-STD-883, Method 1014, Condition C
MIL-STD-883, Method 2002, Condition B
MIL-STD-883, Method 1004
J-STD-020, MSL 1
MIL-STD-202, Method 210, Condition K
MIL-STD-202, Method 215
MIL-STD-883, Method 2003
MIL-STD-883, Method 1010, Condition B
MIL-STD-883, Method 2007, Condition A
www.ecliptek.com | Specification Subject to Change Without Notice | Revision V 06/13/2012 | Page 1 of 7
EC2645TTS-24.000M TR
MECHANICAL DIMENSIONS (all dimensions in millimeters)
PIN
CONNECTION
Tri-State
Ground/Case Ground
Output
Supply Voltage
7.00
±0.15
3
5.00
±0.15
MARKING
ORIENTATION
2
1.4 ±01
5.08
±0.15
4
2.60
±0.15
1
1.2 ±0.2
3.68
±0.15
1
2
3
4
LINE MARKING
1
2
3
ECLIPTEK
24.000M
XXXXX
XXXXX=Ecliptek
Manufacturing Identifier
1.6 +0.2/-0.5
Suggested Solder Pad Layout
All Dimensions in Millimeters
2.0 (X4)
2.2 (X4)
2.88
Solder Land
(X4)
1.81
All Tolerances are ±0.1
www.ecliptek.com | Specification Subject to Change Without Notice | Revision V 06/13/2012 | Page 2 of 7
EC2645TTS-24.000M TR
OUTPUT WAVEFORM & TIMING DIAGRAM
TRI-STATE INPUT
V
IH
V
IL
CLOCK OUTPUT
V
OH
80% of Waveform
50% of Waveform
20% of Waveform
V
OL
OUTPUT DISABLE
(HIGH IMPEDANCE
STATE)
t
PLZ
Fall
Time
Rise
Time
T
W
T
Duty Cycle (%) = T
W
/T x 100
t
PZL
www.ecliptek.com | Specification Subject to Change Without Notice | Revision V 06/13/2012 | Page 3 of 7
EC2645TTS-24.000M TR
Test Circuit for CMOS Output
Oscilloscope
Frequency
Counter
+
+
Power
Supply
_
+
Voltage
Meter
_
Current
Meter
_
Supply
Voltage
(V
DD
)
Probe
(Note 2)
Output
0.01µF
(Note 1)
0.1µF
(Note 1)
Ground
C
L
(Note 3)
No Connect
or Tri-State
Note 1: An external 0.1µF low frequency tantalum bypass capacitor in parallel with a 0.01µF high frequency
ceramic bypass capacitor close to the package ground and V
DD
pin is required.
Note 2: A low capacitance (<12pF), 10X attenuation factor, high impedance (>10Mohms), and high bandwidth
(>300MHz) passive probe is recommended.
Note 3: Capacitance value C
L
includes sum of all probe and fixture capacitance.
www.ecliptek.com | Specification Subject to Change Without Notice | Revision V 06/13/2012 | Page 4 of 7
EC2645TTS-24.000M TR
Tape & Reel Dimensions
All Dimensions in Millimeters
Compliant to EIA-481
Quantity Per Reel: 1,000 units
4.00 ±0.10
2.00 ±0.10
0.60 MAX
0.10 MAX
DIA 1.50 +0.10/-0.00
7.50 ±0.10
MARKING
ORIENTATION
1.75 ±0.10
16.00 ±0.30
B0
DIA 1.50 MIN
8.00 ±0.10
A0
K0
Direction of Unreeling
1.50 MIN
DIA 40 MIN
Access Hole at
Slot Location
22.40 MAX
360 MAX
DIA 50 MIN
DIA 20.20 MIN
DIA 13.00 ±0.20
2.50 MIN Width
10 MIN Depth
Tape slot in Core
for Tape Start
16.4 +2.00/-0.00
www.ecliptek.com | Specification Subject to Change Without Notice | Revision V 06/13/2012 | Page 5 of 7
Challenging nanoampere current measurement technology
Measuring low currents is very delicate. Clever analog design techniques, the right components, and equipment can help. Key Points Measuring low currents faces physical limitations and noise limitatio...
程序天使 Test/Measurement
The difference between gpio_dir and gpio_pull
As the title says, I know what they mean, but how do I tell the difference between them?...
pandy23 Linux and Android
There is a problem when EDK generates bitstream, please help me~
I am a novice and am currently learning embedded development using XILINX FPGA. I installed ISE and EDK8.2 yesterday. When running the program, I found that the first simplest experiment, update bitst...
liuada001 FPGA/CPLD
【Low power consumption】FPAG low power consumption technology
English information...
ddllxxrr FPGA/CPLD
Open-loop gain of an operational amplifier
[align=left][font=Verdana][size=3][color=#000000][b]Open-Loop Gain[/b][/color][/size][/font][/align][align=left][font=Verdana][size=3][color=#000000] The open-loop voltage gain (usually called AVOL, s...
fish001 Analogue and Mixed Signal
Has anyone studied ptpd, the one in 1588?
I don't quite understand the enet-ptpd routine. How can I set the 8962 evaluation board to slave mode? And set the computer to master mode? So that the computer and the 8962 evaluation board can synch...
186874509 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 678  2816  209  1591  2585  14  57  5  33  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号