EEWORLDEEWORLDEEWORLD

Part Number

Search

50644-175FLF

Description
Board Connector, 300 Contact(s), 4 Row(s), Female, Right Angle, Press Fit Terminal, Receptacle, LEAD FREE
CategoryThe connector    The connector   
File Size486KB,6 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

50644-175FLF Overview

Board Connector, 300 Contact(s), 4 Row(s), Female, Right Angle, Press Fit Terminal, Receptacle, LEAD FREE

50644-175FLF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAmphenol
package instructionLEAD FREE
Reach Compliance Codecompliant
ECCN codeEAR99
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (30)
Contact completed and terminatedTIN
Contact point genderFEMALE
Contact materialBERYLLIUM COPPER
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee3
MIL complianceNO
Manufacturer's serial number50644
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded4
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typePRESS FIT
Total number of contacts300
UL Flammability Code94V-0
PDM: Rev:V
STATUS:
Released
Printed: Feb 20, 2010
.
Experience sharing: I studied the Stellaris data book carefully over the weekend and finally learned how to use external SDRAM
I studied the data book carefully over the weekend, understood and comprehended the clues in it, and finally found the answer.Afterwards, I felt that the answer was very simple, because people who mig...
zhdphao Microcontroller MCU
[ST Motor Kit Review] III. Advanced Tasks and Default Tasks
[i=s]This post was last edited by whoislj on 2018-6-25 10:02[/i] [size=4]Thanks to ST and EEworld for allowing me to participate in the evaluation of the motor kit. This post mainly talks about the di...
whoislj stm32/stm8
SDRAM VHDL, Verilog IP core with description
Absolutely practical SDRAM controller code...
wenhuawu FPGA/CPLD
Interrupt handling
I have roughly understood the principle and processing flow, but can anyone give me a specific process? That is, how can I add my own interrupt in my system?...
123000 Embedded System
Problems encountered during ads2020 installation
I had installed the 201601 version before, but the license was not usable, so I downloaded the ads2020 version from Teacher Wu Chuanbin. After installing it according to his tutorial, I couldn't open ...
EvanF RF/Wirelessly
The main process of designing circuits using high-level languages
When designing circuits with high-level languages, the main process is as follows: VHDL stands for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language. Translated into Chinese, it...
settleinsh FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1949  2282  2091  2532  2273  40  46  43  51  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号