530QC90M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530QC90M0000DG

530QC90M0000DG: DescriptionCMOS/TTL Output Clock Oscillator, 90MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QC90M0000DG Overview

CMOS/TTL Output Clock Oscillator, 90MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QC90M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	90 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Computer host overheating alarm circuit

Voltage doubler rectifier circuit diagram

9V battery step-down circuit diagram

Temperature controlled electric fan circuit

555 walking tractor lighting charger circuit

555 simple encoding and decoding circuit

SD card driver problem in wince 5.0: I am using S3c2410 as the SD card driver for wince. There is a fifo status register in the sd main controller, but the hardware does not provide the fifo. The fifo is implemented by software, that is,...; shixxing Embedded System

Has anyone installed CCS4? My msp430g2231.h is overwritten.: Please give me a copy of msp430g2231.h. I accidentally overwrote it and can't find it online. Thanks.[[i] This post was last edited by haphard on 2011-12-1 14:59 [/i]]...; haphard Microcontroller MCU

SRAM DRAM SDRAM difference: DRAM, dynamic random access memory, needs to be constantly refreshed to save data. Moreover, it reuses row and column addresses, and many have page modes. SRAM, static random access memory, does not n...; mazhijing Embedded System

CPLD Development Board - Attached Circuit Diagram: [color=black][font=宋体][size=14.0pt]I use [/size][/font][/color][color=black][font=Tahoma][size=14.0pt]ALTERA[/size][/font][/color][color=black][font=宋体][size=14.0pt]EPM240T100C5N,[/size][/font][/color...; qiuhanqing01 FPGA/CPLD

LM3S6918 Jtag/SW, debugging shows Selected SWO Clock is not Supported: I made a board called LM3S6918. After plugging in JLink, I can read the CPU core in both jtag and SW modes. I can also download programs to the CPU flash. But when I do a Dubeg in SW mode, it pops up ...; alone888 Microcontroller MCU

The difference between the two test power supply ripples: [color=#333333][font=微软雅黑]Do you understand the difference between the two power supply ripple tests?[/font][/color]{:1_96:}[hide]Figure 1 shows a conventional oscilloscope probe test, and Figure 2 us...; maylove Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components