EEWORLDEEWORLDEEWORLD

Part Number

Search

531BB73M0000DG

Description
LVDS Output Clock Oscillator, 73MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531BB73M0000DG Overview

LVDS Output Clock Oscillator, 73MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BB73M0000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency73 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Urgent - Can anyone tell me if there is an IP core or chip that can encode 20M input and 40M output?
Urgent... I would like to ask if there is any IP core or chip that can achieve 20Mbps input and 40Mbps output? Thank you! If I use cascade code, and require 20Mbps input and 40Mbps output, which solut...
tulipff RF/Wirelessly
Will the Spring Festival be the peak season for our industry?
I can't say anything else. After all, there are frequent robberies during the Spring Festival. What about access control? Cameras? Will there be a greater demand?...
john_wang Industrial Control Electronics
One Webench design a day, who can survive 30 days? (Survival challenge in the electronics industry)
[font=微软雅黑][size=5]Event details: [url=https://bbs.eeworld.com.cn/TI/20131115webench/index.html]>>One Webench design a day, see who can last 30 days? [/url] Awards: [/size][/font][font=微软雅黑][size=5] [...
EEWORLD社区 Analogue and Mixed Signal
[Data Arrangement] Switching Power Supply
[size=3][color=blue][b]Some resource posts about switching power supplies are collected here for your convenience. Constantly supplemented........[/b][/color][/size] [b][color=#0000ff][/color][/b] [b]...
小娜 Power technology
Wince external IIC interface keyboard problem
I found an experiment on expanding ZLG7290 under WINCE in a CD of Beijing BoChuang. Has anyone done a similar experiment? Or if you have their CD materials, please send me a copy. Thank you! sasinop@h...
limaobin Embedded System
I am doing UART (asynchronous serial port) experiment with 5509A, but the data receiving error occurs. Please help me!
Two problems occurred in the asynchronous serial port experiment: (1) In FIFO round-robin mode, the serial port debugging assistant sent a string: 1234567[color=Red]89[/color]10111. After receiving th...
ttxs_2013 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2858  2176  647  1813  220  58  44  14  37  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号