534FB000254BGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 534FB000254BGR

534FB000254BGR: DescriptionLVDS Output Clock Oscillator, 312.5MHz Nom, ROHS COMPLIANT, SMD, 8 PIN; CategoryPassive components oscillator; File Size3MB，43 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

534FB000254BGR Overview

LVDS Output Clock Oscillator, 312.5MHz Nom, ROHS COMPLIANT, SMD, 8 PIN

534FB000254BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	IT CAN ALSO OPERATE AT 300 MHZ, 250 MHZ AND 212.50000 MHZ
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	534
Installation features	SURFACE MOUNT
Nominal operating frequency	312.5 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si534

U A D

R E Q U E N C Y

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

Four selectable output frequencies

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

FS[1]

GND

FS[0]

Description

The Si534 quad frequency XO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a low jitter clock at high frequencies. The Si534

is available with any-rate output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is

required for each output frequency, the Si534 uses one fixed crystal to

provide a wide range of output frequencies. This IC based approach allows

the crystal resonator to provide exceptional frequency stability and reliability.

In addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low jitter clocks in noisy environments

typically found in communication systems. The Si534 IC-based XO is factory

configurable for a wide variety of user specifications including frequency,

supply voltage, output format, and temperature stability. Specific

configurations are factory programmed at time of shipment, thereby

eliminating long lead times associated with custom oscillators.

CLK–

CLK+

(LVDS/LVPECL/CML)

FS[1]

GND

FS[0]

Functional Block Diagram

CLK– CLK+

CLK

FS[1]

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

FS[0]

(CMOS)

GND

Rev. 1.0 7/06

Si534

Recommended Resources

Flashing light making circuit diagram

Four-channel remote control switch transmitter circuit

HT-2811 circuit

AD7660 negative voltage and positive voltage doubler output circuit diagram

Simple and practical AC voltage regulator

Telephone and fax machine protection circuit diagram

XC7Z010 CLG400: [size=5][color=#ff00ff][align=center][/align] 1. Brief introduction of zynq-7000 family[/color][/size] zynq-7000 series is based on Xilinx's fully programmable SoC platform architecture, integrating d...; 574433742 FPGA/CPLD

[PSoC4 Experience] Driving COG LCD Display via SPI (Video): [b]COG LCD is a new thing. This website has promoted it and many friends have won awards (cute MP3 players...) By chance, I was lucky enough to get the COG LCD evaluation board [/b] PCA8538 [b], and t...; sacq MCU

About FIR filter design problem: Hello everyone, I am not a digital signal processor, but I want to use FIR filter to do a small experiment recently. Due to time constraints, I don't have time to learn from scratch, so I would like t...; sk2400 DSP and ARM Processors

Analysis of the problem of unstable signal and no output when connected to power on of wireless pressure sensor: [align=left][color=#333333][font=sans-serif, Arial, Verdana, "][size=13px] [b]Wireless[/b][b] Pressure Sensor[/b] is a battery-powered, high-precision intelligent pressure measuring instrument with wi...; 上海铭控 Sensor

A copy of the English document of F28M35X: I hope this helps you guys...; liyuye627 Analogue and Mixed Signal

What does this code mean?: 这串代码是什么意思USART_ClockInitStructure.USART_Clock = USART_Clock_Disable;USART_ClockInitStructure.USART_CPOL = USART_CPOL_Low;USART_ClockInitStructure.USART_CPHA = USART_CPHA_2Edge;USART_ClockInitStructure...; 羁人k stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components