EEWORLDEEWORLDEEWORLD

Part Number

Search

514HCCXXXXXXAAG

Description
Clock Generator, 125MHz, CMOS, PDSO6, 5 X 7 MM, ROHS COMPILANT PACKAGE-6
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size268KB,32 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

514HCCXXXXXXAAG Overview

Clock Generator, 125MHz, CMOS, PDSO6, 5 X 7 MM, ROHS COMPILANT PACKAGE-6

514HCCXXXXXXAAG Parametric

Parameter NameAttribute value
MakerSilicon Laboratories Inc
Parts packaging codeSOIC
package instruction5 X 7 MM, ROHS COMPILANT PACKAGE-6
Contacts6
Reach Compliance Codeunknown
ECCN codeEAR99
JESD-30 codeR-PDSO-N6
length7 mm
Number of terminals6
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency125 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Certification statusNot Qualified
Maximum seat height1.8 mm
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch2.54 mm
Terminal locationDUAL
width5 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Si514
A
N Y
-F
REQUENCY
I
2
C P
R OG R A MM A B L E
X O ( 1 0 0 k H
Z
Features
TO
250 M H
Z
)
Programmable to any frequency
from 100 kHz to 250 MHz
0.026 ppb frequency tuning
resolution
Glitch suppression on OE, power
on and frequency transitions
1 ps phase jitter (rms, max)
2- to 4-week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO for power supply
noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Industry standard 5 x 7 and
3.2 x 5 mm packages
–40 to 85
o
C operation
Si5602
Ordering Information:
See page 25.
Pin Assignments:
See page 24.
Applications
All-digital PLLs
DAC+ VCXO replacement
SONET/SDH/OTN
3G-SDI/HD-SDI/SDI
Datacom
Industrial automation
FPGA/ASIC clock generation
FPGA synchronization
SDA
SCL
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Description
The Si514 user-programmable I
2
C XO utilizes Silicon Laboratories' advanced PLL
technology to provide any frequency from 100 kHz to 250 MHz with programming
resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and
Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this
range using simple I
2
C commands. Ultra-fine tuning resolution replaces DACs and
VCXOs with an all-digital PLL solution that improves performance where
synchronization is necessary or in free-running reference clock applications. This
solution provides superior supply noise rejection, simplifying low jitter clock
generation in noisy environments. Crystal ESR and DLD are individually
production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including
startup frequency, I
2
C address, supply voltage, output format, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long lead
times and non-recurring engineering charges associated with custom frequency
oscillators.
Functional Block Diagram
Preliminary Rev. 0.9 3/11
Copyright © 2011 by Silicon Laboratories
Si514
Electronic circuit and EMI/EMC design analysis
Electronic circuit and EMI/EMC design analysis[ Print ][ Return ]For a good electronic product, in addition to the functions of the product itself, the technical level of circuit design and electromag...
fighting Energy Infrastructure?
HyperTerminal and Yuanfeng Experiment Box serial port cannot communicate
I am a beginner in Linux and now want to transplant Linux into S3C2410. The HyperTerminal and the serial port of Yuanfeng experimental box cannot communicate. The HyperTerminal settings are correct, b...
stdio_h_0 Embedded System
51 MCU matrix keyboard help
See the screenshot for the circuit diagram. There are two digital tubes on the right. The function I want to achieve is that after pressing the button, the upper digital tube displays the number of ro...
zhangzimou 51mcu
Show the process of WEBENCH design + HOTSWAP design
This design tool is very simple and easy to use. It mainly designs according to various parameters, adjusts size, efficiency, views schematics and design diagrams, looks at replaceable parts, and even...
led2015 Analogue and Mixed Signal
Hisense HI3516D PCB (allegro version)
Without further ado, this is a PCB file of Hisense HI3516D, allegro version. The resource is here:Complete PCB diagram top>>gnd>>signal L3 Six-layer board? There is no signal line on their power layer...
okhxyyo PCB Design
Please recommend a DA chip
I need a DA chip for my graduation project. The requirements are: single channel, 8/10 bit accuracy, bipolar voltage output, SPI input interface. I searched online for a long time but couldn't find it...
frankwoods Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1895  2084  2312  2008  2840  39  42  47  41  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号