514QACXXXXXXBAG datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 514QACXXXXXXBAG

PDF

514QACXXXXXXBAG: DescriptionClock Generator, 125MHz, CMOS, PDSO6, 3.20 X 5 MM, ROHS COMPLIANT PACKAGE-6; CategoryThe embedded processor and controller Microcontrollers and processors; File Size268KB，32 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

514QACXXXXXXBAG Overview

Clock Generator, 125MHz, CMOS, PDSO6, 3.20 X 5 MM, ROHS COMPLIANT PACKAGE-6

514QACXXXXXXBAG Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Parts packaging code	SOIC
package instruction	3.20 X 5 MM, ROHS COMPLIANT PACKAGE-6
Contacts	6
Reach Compliance Code	unknown
ECCN code	EAR99
JESD-30 code	R-PDSO-N6
length	5 mm
Number of terminals	6
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	125 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	LSON
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, LOW PROFILE
Certification status	Not Qualified
Maximum seat height	1.28 mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	DUAL
width	3.2 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER

Preview

Download Datasheet

Si514

A

N Y

-F

REQUENCY

I

2

C P

R OG R A MM A B L E

X O ( 1 0 0 k H

Z

Features















TO

250 M H

Z

)

Programmable to any frequency



from 100 kHz to 250 MHz

0.026 ppb frequency tuning



resolution



Glitch suppression on OE, power

on and frequency transitions



1 ps phase jitter (rms, max)

2- to 4-week lead times



Total stability includes 10-year

aging



Comprehensive production test

coverage includes crystal ESR and

DLD

On-chip LDO for power supply

noise filtering

3.3, 2.5, or 1.8 V operation

Differential (LVPECL, LVDS,

HCSL) or CMOS output options

Optional integrated 1:2 CMOS

fanout buffer

Industry standard 5 x 7 and

3.2 x 5 mm packages

–40 to 85

o

C operation

Si5602

Ordering Information:

See page 25.

Pin Assignments:

See page 24.

Applications

All-digital PLLs



DAC+ VCXO replacement



SONET/SDH/OTN



3G-SDI/HD-SDI/SDI



Datacom



Industrial automation



FPGA/ASIC clock generation



FPGA synchronization



SDA

SCL

GND

1

2

3

6

5

4

V

DD

CLK–

CLK+

Description

The Si514 user-programmable I

2

C XO utilizes Silicon Laboratories' advanced PLL

technology to provide any frequency from 100 kHz to 250 MHz with programming

resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and

Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this

range using simple I

2

C commands. Ultra-fine tuning resolution replaces DACs and

VCXOs with an all-digital PLL solution that improves performance where

synchronization is necessary or in free-running reference clock applications. This

solution provides superior supply noise rejection, simplifying low jitter clock

generation in noisy environments. Crystal ESR and DLD are individually

production-tested to guarantee performance and enhance reliability.

The Si514 is factory-configurable for a wide variety of user specifications, including

startup frequency, I

2

C address, supply voltage, output format, and stability. Specific

configurations are factory-programmed at time of shipment, eliminating long lead

times and non-recurring engineering charges associated with custom frequency

oscillators.

Functional Block Diagram

Preliminary Rev. 0.9 3/11

Copyright © 2011 by Silicon Laboratories

Si514

Si514

T

ABLE

Section

OF

C

ONTENTS

Page

1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9

2.1. Programming a New Output Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9

2.2. Programming a Small Frequency Change (sub ±1000 ppm) . . . . . . . . . . . . . . . . . . 10

2.3. Programming a Large Frequency Change (> ±1000 ppm) . . . . . . . . . . . . . . . . . . . . 11

3. All-Digital PLL Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

4. User Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

4.1. Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16

4.2. Register Detailed Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

4.3. I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

5. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

5.1. Dual CMOS (1:2 Fanout Buffer) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

6. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

7. Si514 Mark Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

8. Package Outline Diagram: 5 x 7 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

9. PCB Land Pattern: 5 x 7 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28

10. Package Outline Diagram: 3.2 x 5.0 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29

11. PCB Land Pattern: 3.2 x 5.0 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32

Preliminary Rev. 0.9

3

Recommended Resources

Add one of the wiring diagrams of CJ-12 excitation regulator

JG series photoelectric relay circuit a

Human body infrared detection alarm

Infrared anti-theft alarm circuit

Adjustable gain amplifier circuit

875p computer motherboard circuit diagram_088

【SensorTile】Basic construction of the environment: [i=s]This post was last edited by michael_llh on 2017-1-8 19:37[/i] [align=left][font=微软雅黑][size=3] Let’s see what preparations should be made for the development of SensorTile? [/size][/font][/align]...; michael_llh ST Sensors & Low Power Wireless Technology Forum

A basic problem of serial port driver: ARM S3C2410 CPU "In FIFO mode, once the data in the FIFO reaches a certain trigger level, an interrupt is generated." After this interrupt is generated, the CPU is notified by the interrupt source, an...; foxyboss Embedded System

Calculation of wireless communication distance: Here is a calculation method for wireless communication distance in free space propagation: Free space propagation refers to the propagation of radio waves when there is an infinite vacuum around the ...; Jacktang Wireless Connectivity

IoT Smart Home-Kitchen Hardware Debugging: Talking about the hardware debugging of the kitchen part, it was quite bumpy!1. Start by drawing the PCB diagram. Due to the limitation of the board area, various components are destined to be crowded...; anananjjj DIY/Open Source Hardware

Typical Applications of LM358 Dual Operational Amplifier Circuit: Typical Applications of LM358 Dual Operational Amplifier CircuitPin arrangement diagramDescription:The LM358 contains two independent, high-gain, internally frequency-compensated dual operational ampl...; fighting Analog electronics

Chip packaging: Hello everyone: Due to the package size requirements, 6 uf-level capacitors cannot be placed. Can 6 capacitors be packaged into one die? If so, which manufacturer has this technical capability? Thank ...; luck19771978 ADI Reference Circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components

Popular Articles

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Index Files: 335 1038 338 2334 1577 7 21 47 32 3

Datasheet 0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号