EEWORLDEEWORLDEEWORLD

Part Number

Search

PC7457MGU700LC

Description
RISC Microprocessor, 32-Bit, 700MHz, CMOS, CBGA483, 29 X 29 MM, 3.22 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-483
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size667KB,64 Pages
ManufacturerAtmel (Microchip)
Download Datasheet Parametric View All

PC7457MGU700LC Overview

RISC Microprocessor, 32-Bit, 700MHz, CMOS, CBGA483, 29 X 29 MM, 3.22 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-483

PC7457MGU700LC Parametric

Parameter NameAttribute value
MakerAtmel (Microchip)
Parts packaging codeBGA
package instructionBGA,
Contacts483
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Other featuresALSO REQUIRES 1.8V OR 2.5V SUPPLY
Address bus width36
bit size32
boundary scanYES
maximum clock frequency167 MHz
External data bus width64
FormatFLOATING POINT
Integrated cacheYES
JESD-30 codeS-CBGA-B483
length29 mm
low power modeYES
Number of terminals483
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeBGA
Package shapeSQUARE
Package formGRID ARRAY
Certification statusNot Qualified
Maximum seat height3.2 mm
speed700 MHz
Maximum supply voltage1.35 V
Minimum supply voltage1.25 V
Nominal supply voltage1.3 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
width29 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR, RISC
Features
3000 Dhrystone 2.1 MIPS at 1.3 GHz
Selectable Bus Clock (30 CPU Bus Dividers up to 28x)
13 Selectable Core-to-L3 Frequency Divisors
Selectable MPx/60x Interface Voltage (1.8V, 2.5V)
Selectable L3 Interface of 1.8V or 2.5V
P
D
Typical 12.6W at 1 GHz at V
DD
= 1.3V; 8.3W at 1 GHz at V
DD
= 1.1V, Full Operating
Conditions
Nap, Doze and Sleep Modes for Power Saving
Superscalar (Four Instructions Fetched Per Clock Cycle)
4 GB Direct Addressing Range
Virtual Memory: 4 Hexabytes (2
52
)
64-bit Data and 36-bit Address Bus Interface
Integrated L1: 36 KB Instruction and 32 KB Data Cache
Integrated L2: 512 KB
11 Independent Execution Units and Three Register Files
Write-back and Write-through Operations
f
INT
Max = 1 GHz (1.2 GHz to be Confirmed)
f
BUS
Max = 133 MHz/166 MHz
PowerPC
®
7447/7457
PC7447/57
Preliminary
Description
This document is primarily concerned with the PowerPC PC7457; however, unless
otherwise noted, all information here also applies to the PC7447. The PC7457 and
PC7447 are implementations of the PowerPC microprocessor family of reduced
instruction set computer (RISC) microprocessors. This document describes pertinent
electrical and physical characteristics of the PC7457.
The PC7457 is the fourth implementation of the fourth generation (G4) microproces-
sors from Freescale. The PC7457 implements the full PowerPC 32-bit architecture
and is targeted at networking and computing systems applications. The PC7457 con-
sists of a processor core, a 512 Kbyte L2, and an internal L3 tag and controller which
support a glueless backside L3 cache through a dedicated high-bandwidth interface.
The PC7447 is identical to the PC7457 except it does not support the L3 cache
interface.
The core is a high-performance superscalar design supporting a double-precision
floating-point unit and a SIMD multimedia unit. The memory storage subsystem sup-
ports the MPX bus interface to main memory and other system resources. The L3
interface supports 1, 2, or 4M bytes of external SRAM for L3 cache and/or private
memory data. For systems implementing 4M bytes of SRAM, a maximum of 2M bytes
may be used as cache; the remaining 2M bytes must be private memory.
Note that the PC7457 is a footprint-compatible, drop-in replacement in a PC7455
application if the core power supply is 1.3V.
Rev. 5345C–HIREL–07/05
Detonating website creativity--Free download of electronic magazine
What is the standard for a good website? No one has a definitive answer. It may be exquisite design, excellent functions, beautiful colors, or user-friendly interface. Therefore, there is a group of p...
lanyangw Talking
Timing constraint report error, please explain!
What does the following timing report mean? Where is the error? How to fix it? Thank you!...
gxiaob FPGA/CPLD
Liquid crystal display technology
Liquid crystal display technology...
lygen2009 MCU
【LPC54100】Dual-core debug issues and settings in LPCXpresso
[size=3]I saw that the masters in the forum started dual-core debugging with IAR[/size] [size=3]In fact, I have configured dual-core debugging before, but the configuration failed[/size] [size=3]Today...
ljj3166 NXP MCU
Looking for a microphone amplifier circuit (condenser microphone)
It would be best if it can be simulated or ensure that the result can be obtained (protuse or multism). If an amplifier circuit can be added by the way, I need it urgently and hope that experts can gi...
leequanhu Analog electronics
U disk reading and writing assembly program PB375
PB375 U disk read and write assembly program Cost-effective U disk read and write module-PB375, compatible with CH375 read and write operations 1. Function ● Used for embedded systems/microcontrollers...
lanxunlanya Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2411  2026  2305  1904  1010  49  41  47  39  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号