PC8548EMGHUAVG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> PC8548EMGHUAVG

PC8548EMGHUAVG: DescriptionMicroprocessor, 32-Bit, 133MHz, CMOS, PBGA783, 29 X 29 MM, 2.86 MM HEIGHT, 1 MM PITCH, FLIP CHIP, BGA-783; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，102 Pages; Manufacturere2v technologies

Download Datasheet Parametric View All

PC8548EMGHUAVG Overview

Microprocessor, 32-Bit, 133MHz, CMOS, PBGA783, 29 X 29 MM, 2.86 MM HEIGHT, 1 MM PITCH, FLIP CHIP, BGA-783

PC8548EMGHUAVG Parametric

Parameter Name	Attribute value
Maker	e2v technologies
Parts packaging code	BGA
package instruction	BGA,
Contacts	783
Reach Compliance Code	unknown
ECCN code	3A001.A.3
Other features	ALSO REQUIRES 2.5V OR 3.3V SUPPLY
Address bus width	64
bit size	32
boundary scan	YES
maximum clock frequency	166 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	S-PBGA-B783
length	29 mm
low power mode	YES
Number of terminals	783
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	SQUARE
Package form	GRID ARRAY
Certification status	Not Qualified
Maximum seat height	2.86 mm
speed	133 MHz
Maximum supply voltage	1.26 V
Minimum supply voltage	1.14 V
Nominal supply voltage	1.2 V
surface mount	YES
technology	CMOS
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	29 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR

Preview

Download Datasheet

View All

PC8548E

PowerQUICC III Integrated Processor

Datasheet -

Preliminary Specification

Features

•

Embedded e500 Core, Initial Offerings up to 1.2 GHz

– Dual Dispatch Superscalar, 7-stage Pipeline Design with out-of-order Issue and

Execution

– 3065 MIPS at 1333 MHz (Estimated Dhrystone 2.1)

36-bit Physical Addressing

Enhanced Hardware and Software Debug Support

Double-precision Embedded Scalar and Vector Floating-point APUs

Memory Management Unit (MMU)

Integrated L1/L2 Cache

– L1 Cache-32 KB Data and 32 KB Instruction Cache with Line-locking Support

– L2 Cache-512 KB (8-Way Set Associative); 512 KB/256 KB/128 KB/64 KB Can Be Used As SRAM

– L1 and L2 Hardware Coherency

– L2 Configurable As SRAM, Cache and I/O Transactions Can Be Stashed Into L2 Cache Regions

Integrated DDR Memory Controller With Full ECC Support, Supporting:

– 200 MHz Clock Rate (400 MHz Data Rate), 64-bit, 2.5V/2.6V I/O, DDR SDRAM

Integrated Security Engine Supporting DES, 3DES, MD-5, SHA-1/2, AES, RSA, RNG, Kasumi F8/F9 and ARC-4 Encryption

Algorithms

Four On-chip Triple-speed Ethernet Controllers (GMACs) Supporting 10- and 100-Mbps, and 1-Gbps Ethernet/IEEE*802.3

Networks with MII, RMII, GMII, RGMII, RTBI and TBI Physical Interfaces

– TCP/IP Checksum Acceleration

– Advanced QoS Features

General-purpose I/O (GPIO)

Serial RapidIO and PCI Express High-speed Interconnect Interfaces, Supporting

– Single x8 PCI Express, or Single x4 PCI Express and Single 4x Serial RapidIO

On-chip Network (OCeaN) Switch Fabric

Multiple PCI Interface Support

– 64-bit PCI 2.2 Bus Controller (Up to 66 MHz, 3.3V I/O)

– 64-bit PCI-X Bus Controller (Up to 133 MHz, 3.3V I/O), or Flexibility to Configure Two 32-bit PCI Controllers

166 MHz, 32-bit, 3.3V I/O, Local Bus with Memory Controller

Integrated Four-channel DMA Controller

Dual I2C and Dual Universal Asynchronous Receiver/Transmitter (DUAR) Support

Programmable Interrupt Controller (PIC), IEEE 1149.1 JTAG Test Access Port

1.1V Core Voltage with 3.3V and 2.5V I/O, 783-pin HITCE Package

•

Visit our website: www.e2v.com

for the latest version of the datasheet

e2v semiconductors SAS 2007

0831B–HIREL–12/07

PC8548E [Preliminary]

2. Features Overview

The following list provides an overview of the PC8548E feature set:

• High-performance 32-bit Book E–enhanced core that implements the PowerPC

architecture

– 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache with parity protection. Caches

can be locked entirely or on a per-line basis, with separate locking for instructions and data.

– Signal-processing engine (SPE) APU (auxiliary processing unit). Provides an extensive

instruction set for vector (64-bit) integer and fractional operations. These instructions use

both the upper and lower words of the 64-bit GPRs as they are defined by the SPE APU.

– Double-precision floating-point APU. Provides an instruction set for double-precision (64-bit)

floating-point instructions that use the 64-bit GPRs.

– 36-bit real addressing

– Embedded vector and scalar single-precision floating-point APUs. Provide an instruction set

for single-precision (32-bit) floating-point instructions.

– Memory management unit (MMU). Especially designed for embedded applications. Supports

4-Kbyte–4-Gbyte page sizes.

– Enhanced hardware and software debug support

– Performance monitor facility that is similar to, but separate from, the PC8548E performance

monitor

The e500 defines features that are not implemented on this device. It also generally defines some

features that this device implements more specifically. An understanding of these differences can be

critical to ensure proper operations.

• 512-Kbyte L2 cache/SRAM

– Flexible configuration.

– Full ECC support on 64-bit boundary in both cache and SRAM modes

– Cache mode supports instruction caching, data caching, or both.

– External masters can force data to be allocated into the cache through programmed memory

ranges or special transaction types (stashing).

– 1, 2, or 4 ways can be configured for stashing only.

– Eight-way set-associative cache organization (32-byte cache lines)

– Supports locking entire cache or selected lines. Individual line locks are set and cleared

through Book E instructions or by externally mastered transactions.

– Global locking and flash clearing done through writes to L2 configuration registers

– Instruction and data locks can be flash cleared separately.

– SRAM features include the following:

– I/O devices access SRAM regions by marking transactions as snoopable (global).

– Regions can reside at any aligned location in the memory map.

– Byte-accessible ECC is protected using read-modify-write transaction accesses for smaller-

than-cache-line accesses.

• Address translation and mapping unit (ATMU)

– Eight local access windows define mapping within local 36-bit address space.

– Inbound and outbound ATMUs map to larger external address spaces.

– Three inbound windows plus a configuration window on PCI/PCI-X and PCI Express

0831B–HIREL–12/07

e2v semiconductors SAS 2007

Recommended Resources

Zero-crossing relay circuit composed of TWH9205 integrated circuit

Application circuit of TEA0665

Multi-channel remote control toy tank circuit-transmitting circuit

9V nickel-cadmium battery charging circuit diagram

Select amplifier circuit

Piezoelectric conversion amplifier circuit

I want to make a voice prompt system, and I really hope everyone can give me some advice!: Some friends said that I should port this to a platform, that is, a winCE or Linux platform, which is easier. In addition to this, do you have any other suggestions? Thank you very much for your opini...; jgalz Embedded System

Intelligent Sensors, Fieldbus and FCS: Intelligent Sensors, Fieldbus and FCS...; lorant Test/Measurement

【Meet friends by disassembling】Disassembling various laptops: Recently the forum held an activity called "Meeting Friends by Disassembling", so I dug out some old antique laptops from under the bed, and disassembled them to show everyone what classic designs are...; 稻荷之春秋 Making friends through disassembly

How to design a 100mm*1000mm light curtain using LED: As the title says, if I want to design such a light curtain, can I use LED as the light source? How to achieve it? ? The curtain surface is 100mm*1000mmStartFragment...; 408806675 Industrial Control Electronics

*** error 65: access violation at 0x40021000 : no 'read' permission: [i=s] This post was last edited by wawaw on 2015-1-19 19:24 [/i] I downloaded MDK5.12 and an error occurred when I was emulating the virtual machine. However, the previous program was debugged normall...; wawaw stm32/stm8

The pic12f675 ADC program is going crazy and still can't be adjusted. Does anyone have a routine program? Thank you.: MPLAB X IDE environment, compiler uses xc8 [backcolor=rgb(239, 245, 249)]pic12f675 chip[/backcolor] [backcolor=rgb(239, 245, 249)]GP1 is used as ADC input. The following program has not been adjusted ...; gmgmgm Microchip MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components