TRU050GFLHA16.896 datasheet, PDF

TRU050GFLHA16.896: DescriptionPhase Locked Loop, CMOS, CDSO16,; CategoryAnalog mixed-signal IC The signal circuit; File Size247KB，8 Pages; ManufacturerDover Corporation

Download Datasheet Parametric View All

TRU050GFLHA16.896 Overview

Phase Locked Loop, CMOS, CDSO16,

Parameter Name	Attribute value
Maker	Dover Corporation
package instruction	,
Reach Compliance Code	unknown
Analog Integrated Circuits - Other Types	PHASE LOCKED LOOP
JESD-30 code	R-CDSO-G16
Number of functions	1
Number of terminals	16
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Certification status	Not Qualified
Maximum supply current (Isup)	60 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal location	DUAL

Please recommend some introductory books on Win CE device driver development: Could you please recommend some introductory books on Win CE device driver development? Thank you!...; fangtao123456 Embedded System

0-180 degree phase shift circuit!: I want to phase shift a 10kHz-100kHz waveform with an amplitude of 1V-2V. How should I design this circuit? Is a bridge phase shifter better or an active full-pass? Note: The waveform is a composite w...; 燕园技术宅 Analog electronics

Learn to read from Buffett: At the 2008 Berkshire Hathaway shareholders meeting, a 17-year-old boy asked Buffett: How can you become a great investor? Buffett's answer was very simple: "Read everything you can read." As the worl...; soso Talking

DSP5509 construction and downloading procedures: I just came across dsp. I used ccs4.2 to create a project for 5509. There were no compilation errors, but the load program reported an error: 55xx: File Loader: Data verification failed at address 0x0...; 水沉威尼斯 DSP and ARM Processors

【Low Power】The industry's first non-volatile FPGA produced using 65nm low-power process.pdf: ...; 常见泽1 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components