65563-301 datasheet, PDF - EEWORLD Datasheet

65563-301: DescriptionBoard Connector, 1 Contact(s), 1 Row(s), Male, Straight, 0.15 inch Pitch, Solder Terminal, Brown Insulator; CategoryThe connector The connector; File Size262KB，4 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

65563-301 Overview

Board Connector, 1 Contact(s), 1 Row(s), Male, Straight, 0.15 inch Pitch, Solder Terminal, Brown Insulator

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
Other features	BERGSTIK
body width	0.162 inch
subject depth	0.1 inch
body length	0.124 inch
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (50) OVER NICKEL
Contact completed and terminated	GOLD (50) OVER NICKEL
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulator color	BROWN
insulator material	GLASS FILLED NYLON
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	65563
Plug contact pitch	0.15 inch
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	1
Number of rows loaded	1
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
Plating thickness	50u inch
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.635 inch
Terminal pitch	3.81 mm
Termination type	SOLDER
Total number of contacts	1
UL Flammability Code	94V-0

PDM: Rev:W

STATUS:

Released

Printed: Nov 06, 2006

How to process asynchronous clock domain signals?: module Mux( input clk_1, input data_clk1, input clk_2, input data_clk2, input clk_3, input select_clk3, output data_out ); endmodule data_clk1 is in the clk_1 clock domain, data_clk2 is in the clk_2 c...; eeleader FPGA/CPLD

Ten questions and answers on ultra-practical high-frequency PCB circuit design: [backcolor=rgb(222, 240, 251)]1. How to choose PCB material? [/backcolor] [backcolor=rgb(222, 240, 251)]The selection of PCB material must strike a balance between meeting design requirements and mass...; jdbpcb00 PCB Design

I disassembled a device but couldn't find any information. Can you help me analyze the three electrodes?: My two pictures were taken from a scrapped machine CBE...; btty038 Making friends through disassembly

[MicroPython netizens’ doubts] Products developed with it are easily copied: Do you have this doubt? It is easy to develop products with scripting languages. What do you do? {:1_95:}...; nmg MicroPython Open Source section

BTA16-600B AC voltage phase shift problem: Today I saw a circuit that I was very curious about, but I didn't have an oscilloscope, so I took it out to ask my seniors for help. The circuit diagram ( BTA16 is a rough idea, of course it is more c...; ligongxiaobie Analog electronics

Problems with connecting FPGA to DDR SDRAM: Do DDR SDRAM pins have to be connected to the DQS pins of the FPGA? What is the impact of connecting them to ordinary IO pins? FPGA has 484 pins, and a bank has a few pins, so it is difficult to divid...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components